

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

J70 MLB

LAST_MODIFIED= Tue Apr 15 17:23:51 2014

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
A	0002721096	PRODUCTION RELEASED	2014-04-15

Page	Contents	Sync	Date
1	Table of Contents	J16_MLB_TG	08/27/2013
2	BOM Configuration	J70_TONY	11/06/2013
3	DEBUG LEDS	J70_GAREN	10/22/2013
4	Holes/PD parts	J16_MLB_TG	08/27/2013
5	CPU GFX/NCTF/RSVD	J70_TONY	09/11/2013
6	CPU Misc/JTAG/CFG/RSVD	J70_TONY	09/24/2013
7	CPU DDR3/LPDDR3 Interfaces	J70_DINI	09/23/2013
8	CPU/PCH POWER	J70_TONY	10/16/2013
9	CPU/PCH GROUNDS	J41_MLB	08/27/2013
10	CPU Decoupling	J70_TONY	11/14/2013
11	PCH Decoupling	J41_MLB	08/27/2013
12	PCH Audio/JTAG/SATA/CLK	J70_GAREN	01/30/2014
13	PCH PM/PCI/GFX	J70_NICK	11/20/2013
14	PCH PCIe/USB/LPC/SPI/SMBus	J70_TONY	10/15/2013
15	PCH GPIO/MISC/LPIO	J70_DINI	01/21/2014
16	CPU/PCH Merged XDP	J70_TONY	11/07/2013
17	Chipset Support	J70_NICK	02/26/2014
18	Project Chipset Support	J70_NICK	11/20/2013
19	DDR3 Signal Aliases	MASTER	
20	DDR3 VREF MARGINING	J70_GAREN	10/24/2013
21	LPDDR3 DRAM Channel A (0-31)	J41_MLB	09/03/2013
22	LPDDR3 DRAM Channel A (32-63)	J41_MLB	09/03/2013
23	LPDDR3 DRAM Channel B (0-31)	J41_MLB	09/03/2013
24	LPDDR3 DRAM Channel B (32-63)	J41_MLB	09/03/2013
25	LPDDR3 DRAM Termination	J41_MLB	09/03/2013
26	Thunderbolt Host (1 of 2)	J70_NICK	01/27/2014
27	Thunderbolt Host (2 of 2)	J70_NICK	01/12/2014
28	Thunderbolt Connector A	J70_NICK	10/16/2013
29	Thunderbolt Connector B	J70_NICK	10/16/2013
30	DDC Crossbar	J70_TONY	09/13/2013
31	AIRPORT/BT	J70_DINI	10/08/2013
32	SATA/SSD Connectors	J70_DINI	10/14/2013
33	HDD Connector	J16_MLB_TG	08/27/2013
34	ETHERNET PHY (CAESAR IV)	J70_GAREN	09/19/2013
35	Ethernet Support & Connector	J16_MLB_TG	05/01/2013
36	SD READER CONNECTOR	J70_GAREN	09/23/2013
37	Camera Controller	J70_GAREN	02/05/2014
38	Camera Controller Support	J70_GAREN	10/24/2013
39	Internal DP Support	J16_MLB_TG	08/27/2013
40	Internal DP MUXING	J70_TONY	09/05/2013
41	EXTERNAL USB PORTS A & B	J70_GAREN	10/22/2013
42	EXTERNAL USB PORTS C & D	J70_GAREN	10/22/2013
43	SMC	J70_NICK	09/24/2013
44	SMC Support	J70_NICK	01/15/2014
45	SPI and Debug Connector	J70_TONY	09/24/2013
46	SMBus Connections	J70_NICK	02/14/2014
47	I and V Sense	J70_NICK	11/05/2013
48	Temperature Sensors	J70_NICK	11/05/2013

Page	Contents	Sync	Date
49	System Fan	J16_MLB_IG	08/27/2013
50	AUDIO:CODEC ANALOG	J70_GAREN	12/17/2013
51	AUDIO:CODEC, DIGITAL	J70_GAREN	01/30/2014
52	AUDIO: SPEAKER AMP, LEFT CHANNEL	J70_GAREN	03/07/2014
53	AUDIO: SPEAKER AMP, RIGHT CHANEL	J70_GAREN	03/07/2014
54	AUDIO: JACK TRANSLATORS	J70_GAREN	03/11/2014
55	AUDIO: Speaker ID	J70_GAREN	03/07/2014
56	Power Connectors / VReg G3Hot	J16_MLB_IG	08/27/2013
57	CPU VR12.6 VCC Regulator IC	J70_ROSSANA	09/17/2013
58	CPU VR12.5 VCC Power Stage	J70_GAREN	03/07/2014
59	VReg VDDQ S3 / 1.8V S3	J70_ROSSANA	09/12/2013
60	VREG 1V05 S0 / 1V5 S0	J16_MLB_IG	08/27/2013
61	VReg 3.3V S5/5V S4	J70_GAREN	03/07/2014
62	LCD Backlight Driver (LP8561)	J70_GAREN	03/07/2014
63	FET-Controlled S0 and S4	J16_MLB_IG	08/27/2013
64	PM Regulator Enables	J16_MLB_IG	08/27/2013
65	PM Power Good	J70_TONY	10/10/2013
66	Power Aliases	J16_MLB_IG	08/27/2013
67	Unused Signal Aliases	J16_MLB_IG	08/27/2013
68	Functional / ICT Test	J16_MLB_IG	08/27/2013
69	J70 RULE DEFINITIONS	J70_NICK	09/12/2013
70	DDR3 Constraints	J70_NICK	09/30/2013
71	CPU CONSTRAINTS	J70_NICK	09/12/2013
72	PCH PCIe/DMI Constaints	J70_DINI	10/28/2013
73	SATA/FDI/XDP Constraints	J70_TONY	10/23/2013
74	PCH and BR Constraints	J70_NICK	10/15/2013
75	USB/Ethernet/SD Constraints	J70_DINI	10/28/2013
76	SMBus/Sensor Constraints	J70_NICK	10/15/2013
77	VReg Constraints	J70_GAREN	03/07/2014
78	CPU VReg Constraints	J70_GAREN	03/07/2014
79	Platform VReg Constraints	J70_GAREN	03/07/2014
80	TBT/DP Constraints	J70_NICK	10/22/2013
81	BLC Constraints	J70_GAREN	03/07/2014

Schematic / PCB #'s

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-1407	1	SCH,MLB,J70	SCH	CRITICAL	
820-4668	1	PCBF,MLB,J70	PCB	CRITICAL	
685-1351	1	PCBA,MLB,J70,COMMON PARTS	CMNPTS		MLB_CMNPTS

Main BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
985-1058	PCBA,MLB,DEV,J70	DEVELOPMENT,J70_DEVEL
939-00046	PCBA,MLB,DEV,J70,CPU_INT	MLB_CMNPTS,ALTERNATE,CPU:SOCKET,DDR3:HYNIX_4GB_29nm,SSD:Y
639-6212	PCBA,MLB,J70,HY_4GB_38nm,HDD	MLB_CMNPTS,CPU:ULT,DDR3:HYNIX_4GB_38nm,SSD:N
639-6213	PCBA,MLB,J70,EL_4GB_38nm,HDD	MLB_CMNPTS,CPU:ULT,DDR3:ELPIDA_4GB_38nm,SSD:N
639-6214	PCBA,MLB,J70,HY_4GB_38nm,SSD	MLB_CMNPTS,ALTERNATE,CPU:ULT,DDR3:HYNIX_4GB_38nm,SSD:Y
639-6215	PCBA,MLB,J70,EL_4GB_38nm,SSD	MLB_CMNPTS,ALTERNATE,CPU:ULT,DDR3:ELPIDA_4GB_38nm,SSD:Y
639-6216	PCBA,MLB,J70,HY_8GB_38nm,SSD	MLB_CMNPTS,ALTERNATE,CPU:ULT,DDR3:HYNIX_8GB_38nm,SSD:Y
639-6217	PCBA,MLB,J70,EL_8GB_38nm,SSD	MLB_CMNPTS,ALTERNATE,CPU:ULT,DDR3:ELPIDA_8GB_38nm,SSD:Y
639-6218	PCBA,MLB,J70,HY_4GB_29nm,HDD	MLB_CMNPTS,CPU:ULT,DDR3:HYNIX_4GB_29nm,SSD:N
639-6219	PCBA,MLB,J70,EL_4GB_25nm,HDD	MLB_CMNPTS,CPU:ULT,DDR3:ELPIDA_4GB_25nm,SSD:N
639-6220	PCBA,MLB,J70,HY_4GB_29nm,SSD	MLB_CMNPTS,ALTERNATE,CPU:ULT,DDR3:HYNIX_4GB_29nm,SSD:Y
639-6221	PCBA,MLB,J70,EL_4GB_25nm,SSD	MLB_CMNPTS,ALTERNATE,CPU:ULT,DDR3:ELPIDA_4GB_25nm,SSD:Y
639-6222	PCBA,MLB,J70,HY_8GB_29nm,SSD	MLB_CMNPTS,ALTERNATE,CPU:ULT,DDR3:HYNIX_8GB_29nm,SSD:Y
639-6223	PCBA,MLB,J70,EL_8GB_25nm,SSD	MLB_CMNPTS,ALTERNATE,CPU:ULT,DDR3:ELPIDA_8GB_25nm,SSD:Y
685-1351	PCBA,MLB,J70,COMMON PARTS	J70_COMMON

BOM Groups

BOM GROUP	BOM OPTIONS
J70_COMMON	COMMON,ALTERNATE,J70_PROGPARTS,SMCREG:DIV,XDP,TEMPSNSDEV,SMBUS0:ISOL,SMBUS1:ISOL,AUDIO:I2S,RTCRST:Y
J70_PROGPARTS	SMC:PROG,BOOTROM:PROG,CAMROM:PROG,TBTROM:PROG,ENETROM:PROG
J70_DEVEL	XDP_CONN,LPCPLUS,TEMPSNSDEV

CPUs

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S00011	1	IC,CPU,80W,2814T,FREQ:1.6,15W,2+3,3M,8GB	U0500	CRITICAL	CPU:ULT
998-7866	1	INTERPROCESSOR,80A1168,SINGLE SIDE	U0500	CRITICAL	CPU:SOCKET

ASIC Parts

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S1273	1	IC,TBT,RR-4C,A0,PRQ,C10,PCBGA,288,T&R	U2800	CRITICAL	
343S0616	1	IC,BOMS7766A,C1V+,A0,8x8	U3900	CRITICAL	

CPU DRAM SPD Straps

BOM GROUP	BOM OPTIONS
DDR3:HYNIX_4GB_38nm	RAMCFG0:L,RAMCFG1:L,RAMCFG2:L,RAMCFG3:L,DRAM_TYPE:HYNIX_4GB_38nm
DDR3:HYNIX_8GB_38nm	RAMCFG0:L,RAMCFG1:L,RAMCFG2:H,RAMCFG3:L,DRAM_TYPE:HYNIX_8GB_38nm
DDR3:ELPIDA_4GB_38nm	RAMCFG0:H,RAMCFG1:H,RAMCFG2:L,RAMCFG3:L,DRAM_TYPE:ELPIDA_4GB_38nm
DDR3:ELPIDA_8GB_38nm	RAMCFG0:H,RAMCFG1:H,RAMCFG2:H,RAMCFG3:L,DRAM_TYPE:ELPIDA_8GB_38nm
DDR3:HYNIX_4GB_29nm	RAMCFG0:L,RAMCFG1:L,RAMCFG2:L,RAMCFG3:H,DRAM_TYPE:HYNIX_4GB_29nm
DDR3:HYNIX_8GB_29nm	RAMCFG0:L,RAMCFG1:L,RAMCFG2:H,RAMCFG3:H,DRAM_TYPE:HYNIX_8GB_29nm
DDR3:ELPIDA_4GB_25nm	RAMCFG0:H,RAMCFG1:H,RAMCFG2:L,RAMCFG3:H,DRAM_TYPE:ELPIDA_4GB_25nm
DDR3:ELPIDA_8GB_25nm	RAMCFG0:H,RAMCFG1:H,RAMCFG2:H,RAMCFG3:H,DRAM_TYPE:ELPIDA_8GB_25nm
DDR3:SAMSUNG_4GB	RAMCFG0:L,RAMCFG1:H,RAMCFG2:L,RAMCFG3:L,DRAM_TYPE:SAMSUNG_4GB
DDR3:SAMSUNG_8GB	RAMCFG0:L,RAMCFG1:H,RAMCFG2:H,RAMCFG3:L,DRAM_TYPE:SAMSUNG_8GB

DRAM Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0677	4	IC,SDRAM,38nm,8Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:HYNIX_4GB_38nm
333S0681	4	IC,SDRAM,38nm,16Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:HYNIX_8GB_38nm
333S0678	4	IC,SDRAM,38nm,8Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:ELPIDA_4GB_38nm
333S0666	4	IC,SDRAM,38nm,16Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:ELPIDA_8GB_38nm
333S0787	4	IC,SDRAM,29nm,8Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:HYNIX_4GB_29nm
333S0785	4	IC,SDRAM,29nm,16Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:HYNIX_8GB_29nm
333S0793	4	IC,SDRAM,25nm,8Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:ELPIDA_4GB_25nm
333S0791	4	IC,SDRAM,25nm,16Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:ELPIDA_8GB_25nm
333S0676	4	IC,SDRAM,8Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
333S0680	4	IC,SDRAM,16Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:SAMSUNG_8GB

Programmable Parts

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S00053	1	IC,EFI,V0174,J70	U5210	CRITICAL	BOOTROM:PROG
335S0807	1	IC,64 MBIT SPI SERIAL FLASH	U5210	CRITICAL	BOOTROM:BLANK
341S00050	1	IC,SMC-B1,EXTERNAL,V2.21F70,PVT,J70	U5000	CRITICAL	SMC:PROG
338S1159	1	IC,SMC12-A3,40MHZ/50MCPG,SCPL PW,1578GA	U5000	CRITICAL	SMC:BLANK
341S3778	1	IC,CAMERA,FLASH,V7230,J16	U4202	CRITICAL	CAMROM:PROG
335S0852	1	IC,FLASH,SPI,1MBIT,3V3	U4202	CRITICAL	CAMROM:BLANK
341S00048	1	IC,EPROM,T29,BEDWOOD RDG,V30.8,J70	U2890	CRITICAL	TBTROM:PROG
335S0915	1	IC,FLASH,SPI,4MBIT,50MHZ	U2890	CRITICAL	TBTROM:BLANK
341S3912	1	IC,ENET SPI ROM,ROMONTE,V1.15,V16/V16G/J17	U3990	CRITICAL	ENETROM:PROG
335S1025	1	IC,SERIAL FLASH,2MBIT,2.7V,REV F	U3990	CRITICAL	ENETROM:BLANK

Alternates

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
377S0155	377S0104		ALL	USB3 diodes
377S0124	377S0057		ALL	TVS
376S1218	376S1081		ALL	P/Nch dual FET
155S0578	155S0367		ALL	1200HM EMI BEAD
128S0368	128S0365		ALL	150UF AL POLY
138S0681	138S0638		ALL	Taiyo 10uf 805 alt
197S0479	197S0478		ALL	12 MHz Cam. Xtal
197S0486	197S0478		ALL	12 MHz Cam. Xtal
107S0251	107S0249		ALL	Sense resistor
197S0481	197S0480		ALL	25MHz Xtal
197S0343	197S0480		ALL	25MHz Xtal
138S0860	138S0775		ALL	Single-source 1uF 402
138S0859	138S0788		ALL	Single-source 10uF
378S0391	378S0390		ALL	Debug LEDs
341S00016	341S3912		ALL	ENET ROM,ADESTO,V1.15
138S0747	138S0773		ALL	1uF,X5S,402
197S0542	197S0544		ALL	24 MHz PCH Xtal
197S0545	197S0544		ALL	24 Mhz PCH Xtal
376S1217	376S0855		ALL	Dual N-Ch FET
376S1129	376S0855		ALL	Dual N-Ch FET
376S0572	376S0659		ALL	Single P-Ch FET
376S0972	376S1017		ALL	Single N-Ch FET

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1089	376S1128		ALL	Dual N-Ch FET
155S0660	155S0513		ALL	220HM EMI BEAD
155S0694	155S0387		ALL	4700HM EMI BEAD
127S0164	127S0162		ALL	1uF 25V TANT
376S1217	376S0855	SSD:Y	ALL	Dual N-Ch FET
376S1129	376S0855	SSD:Y	ALL	Dual N-Ch FET
197S0369	197S0392		ALL	32 KHz PCH Xtal
197S0399	197S0392		ALL	32 KHz PCH Xtal
311S0649	311S0541		ALL	Single AND Gate
107S0375	107S0151		ALL	DDR Sense Res
107S0372	107S0181		ALL	CPU VR Sense Res

CPU DRAM CFG Chart

VENDOR	CFG 1	CFG 0
HYNIX	0	0
SAMSUNG	1	0
N/A	0	1
ELPIDA	1	1

SIZE	CFG 2
4GB	0
8GB	1

DIE REV	CFG 3
A	0
B	1

SYNC MASTER=J70 TONY

SYNC DATE=11/06/2013

PAGE TITLE

BOM Configuration

Apple Inc.

DRAWING NUMBER

051-1407

REVISION

A.0.0

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


PAGE


2 OF 123

SHEET


2 OF 81








SYNC MASTER=J16 MLB IG		SYNC DATE=08/27/2013	
PAGE TITLE			
Holes/PD parts			
 Apple Inc.		DRAWING NUMBER	051-1407
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	4 OF 123
		SHEET	4 OF 81




















LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0 as well as from clarification email, from Srini, dated 9/10/2012 2:11pm.

SYNC MASTER=J41 MLB		SYNC DATE=08/27/2013	
PAGE TITLE			
PCH Decoupling			
 Apple Inc.		DRAWING NUMBER	
		051-1407	
		SIZE	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		A.0.0	
		BRANCH	
		PAGE	
		12 OF 123	
		SHEET	
		11 OF 81	



D

C

B




A

D


C


B

A



SYNC MASTER=J70 NICK		SYNC DATE=11/20/2013	
PAGE TITLE			
PCH PM/PCI/GFX			
Apple Inc.		DRAWING NUMBER	051-1407
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		14 OF 123	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		13 OF 81	
IV ALL RIGHTS RESERVED			





D

C

B


A

D


C

B

A




RTC Power Sources




Place TP1901 on bottom side

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
132S1059	1	CAP,0.1 UF,402	C1931	RTCRST:Y
116S0090	1	RES,10K OHM,402	C1931	RTCRST:N


ALL_SYS_PWRGD/CPU_VCCST_PWRGD Level-Shifter




PCH RTC Crystal



Clock series termination




PCH ME Disable Strap




PCH uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q1920 & 5V pull-up allows circuit to work regardless of HDA voltage.

PCH 24MHz Crystal



PCH Reset Button



Chipset Support

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-1407

REVISION

A.0.0

BRANCH

PAGE

19 OF 123

SHEET


17 OF 81

SYNC MASTER=J70 NICK

SYNC DATE=02/25/2014


Redwood Ridge JTAG Isolation

TBTLC can be on when S0 is off, and vice-versa
Isolation ensures no leakage to RR or PCH





NOTE: Solution shown is for LPT-LP. Other PCH's may require isolation on TCK and TDI as well for PCH glitch-prevention.

NOTE: This reference schematic assumes PCH JTAG GPIOs are only used for Thunderbolt. If other ASIC JTAG signals are wired into these GPIOs different isolation techniques will likely be necessary. Multi-router designs also require different circuitry.




Platform Reset Connections




Memory Bit/Byte Swizzle

MAKE_CASE					MAKE_BASE						
21	=MEM A DQ<0>	TRUE	MEM A DQ<0>	7	70	21	=MEM B DQ<7>	TRUE	MEM B DQ<0>	7	70
21	=MEM A DQ<1>	TRUE	MEM A DQ<1>	7	70	21	=MEM B DQ<3>	TRUE	MEM B DQ<1>	7	70
21	=MEM A DQ<2>	TRUE	MEM A DQ<2>	7	70	21	=MEM B DQ<1>	TRUE	MEM B DQ<2>	7	70
21	=MEM A DQ<3>	TRUE	MEM A DQ<3>	7	70	21	=MEM B DQ<5>	TRUE	MEM B DQ<3>	7	70
21	=MEM A DQ<6>	TRUE	MEM A DQ<4>	7	70	21	=MEM B DQ<6>	TRUE	MEM B DQ<4>	7	70
21	=MEM A DQ<5>	TRUE	MEM A DQ<5>	7	70	21	=MEM B DQ<2>	TRUE	MEM B DQ<5>	7	70
21	=MEM A DQ<7>	TRUE	MEM A DQ<6>	7	70	21	=MEM B DQ<0>	TRUE	MEM B DQ<6>	7	70
21	=MEM A DQ<4>	TRUE	MEM A DQ<7>	7	70	21	=MEM B DQ<4>	TRUE	MEM B DQ<7>	7	70
21	=MEM A DQ<17>	TRUE	MEM A DQ<8>	7	70	21	=MEM B DQ<8>	TRUE	MEM B DQ<8>	7	70
21	=MEM A DQ<18>	TRUE	MEM A DQ<9>	7	70	21	=MEM B DQ<9>	TRUE	MEM B DQ<9>	7	70
21	=MEM A DQ<19>	TRUE	MEM A DQ<10>	7	70	21	=MEM B DQ<14>	TRUE	MEM B DQ<10>	7	70
21	=MEM A DQ<23>	TRUE	MEM A DQ<11>	7	70	21	=MEM B DQ<15>	TRUE	MEM B DQ<11>	7	70
21	=MEM A DQ<21>	TRUE	MEM A DQ<12>	7	70	21	=MEM B DQ<10>	TRUE	MEM B DQ<12>	7	70
21	=MEM A DQ<16>	TRUE	MEM A DQ<13>	7	70	21	=MEM B DQ<13>	TRUE	MEM B DQ<13>	7	70
21	=MEM A DQ<22>	TRUE	MEM A DQ<14>	7	70	21	=MEM B DQ<12>	TRUE	MEM B DQ<14>	7	70
21	=MEM A DQ<20>	TRUE	MEM A DQ<15>	7	70	21	=MEM B DQ<11>	TRUE	MEM B DQ<15>	7	70
21	=MEM A DQ<8>	TRUE	MEM A DQ<16>	7	70	21	=MEM B DQ<22>	TRUE	MEM B DQ<16>	7	70
21	=MEM A DQ<12>	TRUE	MEM A DQ<17>	7	70	21	=MEM B DQ<18>	TRUE	MEM B DQ<17>	7	70
21	=MEM A DQ<11>	TRUE	MEM A DQ<18>	7	70	21	=MEM B DQ<16>	TRUE	MEM B DQ<18>	7	70
21	=MEM A DQ<14>	TRUE	MEM A DQ<19>	7	70	21	=MEM B DQ<20>	TRUE	MEM B DQ<19>	7	70
21	=MEM A DQ<9>	TRUE	MEM A DQ<20>	7	70	21	=MEM B DQ<23>	TRUE	MEM B DQ<20>	7	70
21	=MEM A DQ<13>	TRUE	MEM A DQ<21>	7	70	21	=MEM B DQ<19>	TRUE	MEM B DQ<21>	7	70
21	=MEM A DQ<15>	TRUE	MEM A DQ<22>	7	70	21	=MEM B DQ<17>	TRUE	MEM B DQ<22>	7	70
21	=MEM A DQ<10>	TRUE	MEM A DQ<23>	7	70	21	=MEM B DQ<21>	TRUE	MEM B DQ<23>	7	70
21	=MEM A DQ<28>	TRUE	MEM A DQ<24>	7	70	21	=MEM B DQ<29>	TRUE	MEM B DQ<24>	7	70
21	=MEM A DQ<25>	TRUE	MEM A DQ<25>	7	70	21	=MEM B DQ<25>	TRUE	MEM B DQ<25>	7	70
21	=MEM A DQ<24>	TRUE	MEM A DQ<26>	7	70	21	=MEM B DQ<24>	TRUE	MEM B DQ<26>	7	70
21	=MEM A DQ<27>	TRUE	MEM A DQ<27>	7	70	21	=MEM B DQ<28>	TRUE	MEM B DQ<27>	7	70
21	=MEM A DQ<26>	TRUE	MEM A DQ<28>	7	70	21	=MEM B DQ<30>	TRUE	MEM B DQ<28>	7	70
21	=MEM A DQ<31>	TRUE	MEM A DQ<29>	7	70	21	=MEM B DQ<26>	TRUE	MEM B DQ<29>	7	70
21	=MEM A DQ<30>	TRUE	MEM A DQ<30>	7	70	21	=MEM B DQ<31>	TRUE	MEM B DQ<30>	7	70
21	=MEM A DQ<29>	TRUE	MEM A DQ<31>	7	70	21	=MEM B DQ<27>	TRUE	MEM B DQ<31>	7	70
21	=MEM A DQ<32>	TRUE	MEM A DQ<32>	7	70	21	=MEM B DQ<34>	TRUE	MEM B DQ<32>	7	70
21	=MEM A DQ<33>	TRUE	MEM A DQ<33>	7	70	21	=MEM B DQ<37>	TRUE	MEM B DQ<33>	7	70
21	=MEM A DQ<39>	TRUE	MEM A DQ<34>	7	70	21	=MEM B DQ<39>	TRUE	MEM B DQ<34>	7	70
21	=MEM A DQ<38>	TRUE	MEM A DQ<35>	7	70	21	=MEM B DQ<35>	TRUE	MEM B DQ<35>	7	70
21	=MEM A DQ<37>	TRUE	MEM A DQ<36>	7	70	21	=MEM B DQ<33>	TRUE	MEM B DQ<36>	7	70
21	=MEM A DQ<36>	TRUE	MEM A DQ<37>	7	70	21	=MEM B DQ<32>	TRUE	MEM B DQ<37>	7	70
21	=MEM A DQ<35>	TRUE	MEM A DQ<38>	7	70	21	=MEM B DQ<38>	TRUE	MEM B DQ<38>	7	70
21	=MEM A DQ<34>	TRUE	MEM A DQ<39>	7	70	21	=MEM B DQ<36>	TRUE	MEM B DQ<39>	7	70
21	=MEM A DQ<55>	TRUE	MEM A DQ<40>	7	70	21	=MEM B DQ<42>	TRUE	MEM B DQ<40>	7	70
21	=MEM A DQ<51>	TRUE	MEM A DQ<41>	7	70	21	=MEM B DQ<43>	TRUE	MEM B DQ<41>	7	70
21	=MEM A DQ<53>	TRUE	MEM A DQ<42>	7	70	21	=MEM B DQ<40>	TRUE	MEM B DQ<42>	7	70
21	=MEM A DQ<49>	TRUE	MEM A DQ<43>	7	70	21	=MEM B DQ<41>	TRUE	MEM B DQ<43>	7	70
21	=MEM A DQ<50>	TRUE	MEM A DQ<44>	7	70	21	=MEM B DQ<45>	TRUE	MEM B DQ<44>	7	70
21	=MEM A DQ<54>	TRUE	MEM A DQ<45>	7	70	21	=MEM B DQ<47>	TRUE	MEM B DQ<45>	7	70
21	=MEM A DQ<48>	TRUE	MEM A DQ<46>	7	70	21	=MEM B DQ<44>	TRUE	MEM B DQ<46>	7	70
21	=MEM A DQ<52>	TRUE	MEM A DQ<47>	7	70	21	=MEM B DQ<46>	TRUE	MEM B DQ<47>	7	70
21	=MEM A DQ<47>	TRUE	MEM A DQ<48>	7	70	21	=MEM B DQ<51>	TRUE	MEM B DQ<48>	7	70
21	=MEM A DQ<46>	TRUE	MEM A DQ<49>	7	70	21	=MEM B DQ<48>	TRUE	MEM B DQ<49>	7	70
21	=MEM A DQ<40>	TRUE	MEM A DQ<50>	7	70	21	=MEM B DQ<54>	TRUE	MEM B DQ<50>	7	70
21	=MEM A DQ<42>	TRUE	MEM A DQ<51>	7	70	21	=MEM B DQ<50>	TRUE	MEM B DQ<51>	7	70
21	=MEM A DQ<43>	TRUE	MEM A DQ<52>	7	70	21	=MEM B DQ<49>	TRUE	MEM B DQ<52>	7	70
21	=MEM A DQ<41>	TRUE	MEM A DQ<53>	7	70	21	=MEM B DQ<55>	TRUE	MEM B DQ<53>	7	70
21	=MEM A DQ<45>	TRUE	MEM A DQ<54>	7	70	21	=MEM B DQ<52>	TRUE	MEM B DQ<54>	7	70
21	=MEM A DQ<44>	TRUE	MEM A DQ<55>	7	70	21	=MEM B DQ<53>	TRUE	MEM B DQ<55>	7	70
21	=MEM A DQ<60>	TRUE	MEM A DQ<56>	7	70	21	=MEM B DQ<56>	TRUE	MEM B DQ<56>	7	70
21	=MEM A DQ<61>	TRUE	MEM A DQ<57>	7	70	21	=MEM B DQ<58>	TRUE	MEM B DQ<57>	7	70
21	=MEM A DQ<58>	TRUE	MEM A DQ<58>	7	70	21	=MEM B DQ<62>	TRUE	MEM B DQ<58>	7	70
21	=MEM A DQ<59>	TRUE	MEM A DQ<59>	7	70	21	=MEM B DQ<60>	TRUE	MEM B DQ<59>	7	70
21	=MEM A DQ<56>	TRUE	MEM A DQ<60>	7	70	21	=MEM B DQ<63>	TRUE	MEM B DQ<60>	7	70
21	=MEM A DQ<57>	TRUE	MEM A DQ<61>	7	70	21	=MEM B DQ<61>	TRUE	MEM B DQ<61>	7	70
21	=MEM A DQ<62>	TRUE	MEM A DQ<62>	7	70	21	=MEM B DQ<59>	TRUE	MEM B DQ<62>	7	70
21	=MEM A DQ<63>	TRUE	MEM A DQ<63>	7	70	21	=MEM B DQ<57>	TRUE	MEM B DQ<63>	7	70
21	=MEM A DOS P<0>	TRUE	MEM A DOS P<0>	7	70	21	=MEM B DOS P<0>	TRUE	MEM B DOS P<0>	7	70
21	=MEM A DOS N<0>	TRUE	MEM A DOS N<0>	7	70	21	=MEM B DOS N<0>	TRUE	MEM B DOS N<0>	7	70
21	=MEM A DOS P<2>	TRUE	MEM A DOS P<1>	7	70	21	=MEM B DOS P<1>	TRUE	MEM B DOS P<1>	7	70
21	=MEM A DOS N<2>	TRUE	MEM A DOS N<1>	7	70	21	=MEM B DOS N<1>	TRUE	MEM B DOS N<1>	7	70
21	=MEM A DOS P<1>	TRUE	MEM A DOS P<2>	7	70	21	=MEM B DOS P<2>	TRUE	MEM B DOS P<2>	7	70
21	=MEM A DOS N<1>	TRUE	MEM A DOS N<2>	7	70	21	=MEM B DOS N<2>	TRUE	MEM B DOS N<2>	7	70
21	=MEM A DOS P<3>	TRUE	MEM A DOS P<3>	7	70	21	=MEM B DOS P<3>	TRUE	MEM B DOS P<3>	7	70
21	=MEM A DOS N<3>	TRUE	MEM A DOS N<3>	7	70	21	=MEM B DOS N<3>	TRUE	MEM B DOS N<3>	7	70
21	=MEM A DOS P<4>	TRUE	MEM A DOS P<4>	7	70	21	=MEM B DOS P<4>	TRUE	MEM B DOS P<4>	7	70
21	=MEM A DOS N<4>	TRUE	MEM A DOS N<4>	7	70	21	=MEM B DOS N<4>	TRUE	MEM B DOS N<4>	7	70
21	=MEM A DOS P<6>	TRUE	MEM A DOS P<5>	7	70	21	=MEM B DOS P<5>	TRUE	MEM B DOS P<5>	7	70
21	=MEM A DOS N<6>	TRUE	MEM A DOS N<5>	7	70	21	=MEM B DOS N<5>	TRUE	MEM B DOS N<5>	7	70
21	=MEM A DOS P<5>	TRUE	MEM A DOS P<6>	7	70	21	=MEM B DOS P<6>	TRUE	MEM B DOS P<6>	7	70
21	=MEM A DOS N<5>	TRUE	MEM A DOS N<6>	7	70	21	=MEM B DOS N<6>	TRUE	MEM B DOS N<6>	7	70
21	=MEM A DOS P<7>	TRUE	MEM A DOS P<7>	7	70	21	=MEM B DOS P<7>	TRUE	MEM B DOS P<7>	7	70
21	=MEM A DOS N<7>	TRUE	MEM A DOS N<7>	7	70	21	=MEM B DOS N<7>	TRUE	MEM B DOS N<7>	7	70


LPDDR3 CHANNEL A (0-31)




PLACEMENT_NOTE:
10uF caps are shared between DRAM.
Distribute evenly.

SYNC MASTER=J41 MLB		SYNC DATE=09/03/2013	
PAGE TITLE			
LPDDR3 DRAM Channel A (0-31)			
 Apple Inc.	DRAWING NUMBER	051-1407	
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	23 OF 123
		SHEET	21 OF 81

LPDDR3 CHANNEL B (0-31)



LPDDR3 CHANNEL B (32-63)



PLACEMENT_NOTE:
10uF caps are shared between DRAM.
Distribute evenly.


D

C

B

A

Intel recommends 55 Ohm for CMD/ADDR, 80 Ohm for CTRL/CKE, 38 Ohm for CLK





D

C

B

A





U2950	
Part	SLG5AP304V
Type	Load Switch
R(on)	7.8 mOhm Typ
@ 1.05V	9.6 mOhm Max
Max Current = 4A (85C)	

1.05V TBT "CIO" Switch
Internal switch not functional on RR.

A2, B1, and C2 are the ground current pins for A4, A6, and B3. They should be routed as a shape to the anode of D2920.

EDP current / power consumption figures copied from R68 schematic (Rev 2, dated October 28, 2012, not available on IBL).

SYNC MASTER=J70 NICK

SYNC DATE=01/12/2014

Thunderbolt Host (2 of 2)

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-1407

SIZE

D

REVISION

A.0.0

BRANCH

PAGE

29 OF 123

SHEET

27 OF 81

D

C

B


A

D


C


B

A




PAGE TITLE		PAGE TITLE	
DDC Crossbar		DDC Crossbar	
Apple Inc.		DRAWING NUMBER	051-1407
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	34 OF 123
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	30 OF 81
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			






Note: Bead Probes needed
PCIE RX1
PCIE RX0
PCIEx2 SSD requires AC coupling caps on TX side


SYNC MASTER=J70 DINI		SYNC DATE=10/14/2013	
PAGE TITLE			
SATA/SSD Connectors			
 Apple Inc.		DRAWING NUMBER	051-1407
		SIZE	D
		REVISION	A.0.0
		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	37 OF 123
		SHEET	32 OF 81

8	7	6	5	4	3	2	1
<p>HDD POWER/OOB CONNECTOR</p> <p>HDD Cables for Back End System Connections</p>							

	<div> <div>HDD Out-of-Band Temperature Sensing</div> <div> <div>Notes:</div> <div> <div>Drive active: Valid signal protocol</div> <div>Drive asleep: HDD drives HDD_OOB_TEMP low</div> <div>Drive disconnected: Pulled high</div> </div> </div> </div>
--	--



SYNC MASTER=J16 MLB IG								SYNC DATE=08/27/2013	
PAGE TITLE HDD Connector									
 Apple Inc.								DRAWING NUMBER 051-1407	SIZE D
								REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED								BRANCH	
								PAGE 38 OF 123	
								SHEET 33 OF 81	



BCM57765 ENET SR pins are internal 1.2V switching regulator. See note for SR_DISABLE below.
If disabled: Okay to float VDD, VDDP & LX pin. VFB must always connect to =PP1V2_S3_ENET_PHY.
If enabled: VDD/VDDP connect to =PP3V3_S3_ENET_PHY (add bypassing), LX connects to inductor.
Special Star routing needed on these pins. Decoupling on Pg 37.

=PP1V2 ENET_PHY 35
396mA (1000base-T, Caesar II)

66 35 34 =PP3V3 ENET_PHY
281mA (1000base-T max power, Caesar IV)

ENET_SR_LX 35
=ENET_SR_VFB 35
Internal 1.2V Switching Regulator pins.

CRITICAL L3920
FERR-600-OHM-300MA-0.85OHM

CRITICAL L3925
FERR-600-OHM-0.5A

CRITICAL L3930
FERR-600-OHM-300MA-0.85OHM

LR_OUT/GPIO1 is used as a 3.3V/1.8V internal LDO out for the card reader on-chip I/O.
Connect only to U3900 pin 20.

PP3V3R1V8 ENET LR_OUT 35
MIN LINE WIDTH=0.4 mm
MIN NECK WIDTH=0.15 mm
VOLTAGE=3.3V

PHY Non-Volatile Memory

ROM contains MAC address, PCIe config info as well as code for Bonjour proxy. Avoids need for EFI to program at startup. (Required ROM size 1 Mbit)

CRYSTAL

Ethernet 25MHz Clock

CRITICAL Y3900
25.000MHZ-20PPM-12PF-85C
3.2X2.5MM-28K

SYNC MASTER=J70 GAREN

SYNC DATE=09/19/2013

ETHERNET PHY (CAESAR IV)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-1407

REVISION
A.0.0

PAGE
39 OF 123


SHEET
34 OF 81


SIZE
D

BRANCH

PAGE

SHEET







SDCONN DETECT DEBOUNCE. ENET_RESET AND DETECT-CHANGED PCH GPIO PULSE GENERATION.

J16:516-0249 / J17:512-0038
SD CARD CONNECTOR

PAGE TITLE		PAGE NUMBER	
SD READER CONNECTOR		051-1407	
Apple Inc.		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		41 OF 123	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		36 OF 81	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

A



D

D

C

C


B

B

A


A

Internal DP Connector




Backlight Control









Delay applies only on a L->H transition on VIDEO_ON. This guarantees video is valid before the backlight is enabled.
On a H->L transition, output follows with standard logic propagation delay. This ensures the backlight is off immediately after loss of video






SMBus Isolation




26	TP_DP_TBTSRC_ML_CP<0>	==	DP_TBTSRC_ML_P<0>	40
			NAKE_BASE=TRUE	
26	TP_DP_TBTSRC_ML_CN<0>	==	DP_TBTSRC_ML_N<0>	40
			NAKE_BASE=TRUE	
26	TP_DP_TBTSRC_ML_CP<1>	==	DP_TBTSRC_ML_P<1>	40
			NAKE_BASE=TRUE	
26	TP_DP_TBTSRC_ML_CN<1>	==	DP_TBTSRC_ML_N<1>	40
			NAKE_BASE=TRUE	
26	TP_DP_TBTSRC_AUXCH_CP	==	DP_TBTSRC_AUXCH_P	40
			NAKE_BASE=TRUE	
26	TP_DP_TBTSRC_AUXCH_CN	==	DP_TBTSRC_AUXCH_N	40
			NAKE_BASE=TRUE	


24		TP DP TBTSRC ML CP<2>	==	NC DP TBTSRC ML P<2>	NO_TEST=TRUE MAKE_BASE=TRUE
26		TP DP TBTSRC ML CN<2>	==	NC DP TBTSRC ML N<2>	NO_TEST=TRUE MAKE_BASE=TRUE
24		TP DP TBTSRC ML CP<3>	==	NC DP TBTSRC ML P<3>	NO_TEST=TRUE MAKE_BASE=TRUE
26		TP DP TBTSRC ML CN<3>	==	NC DP TBTSRC ML N<3>	NO_TEST=TRUE MAKE_BASE=TRUE
6		DP INT ML P<2>	==	NC DP INT ML P<2>	NO_TEST=TRUE MAKE_BASE=TRUE
6		DP INT ML N<2>	==	NC DP INT ML N<2>	NO_TEST=TRUE MAKE_BASE=TRUE
6		DP INT ML P<3>	==	NC DP INT ML P<3>	NO_TEST=TRUE MAKE_BASE=TRUE
6		DP INT ML N<3>	==	NC DP INT ML N<3>	NO_TEST=TRUE MAKE_BASE=TRUE





SYNC MASTER=J70 TONY		SYNC DATE=09/05/2013	
PAGE TITLE			
Internal DP MUXing			
	DRAWING NUMBER		SIZE
	051-1407		D
	REVISION		
Apple Inc.		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





P and N pins swapped for cleaner routing
Lane polarity inversion supported by USB3
See Section 6.4.2 of USB3 Spec

SYNC MASTER=J70 GAREN		SYNC DATE=10/22/2013	
PAGE TITLE			
EXTERNAL USB PORTS A & B			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-1407		D
	REVISION		
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	46 OF 123
		SHEET	41 OF 81



SYNC MASTER=J70 GAREN		SYNC DATE=10/22/2013	
PAGE TITLE			
EXTERNAL USB PORTS C & D			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-1407		D
	REVISION		
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH			
PAGE		47 OF 123	
SHEET		42 OF 81	





D

C

B

A


D

C


B

A


SPI BootROM




LPC+SPI Connector




SPI Series Termination




SMC SPI Support







SYNC MASTER=J70 TONY		SYNC DATE=09/24/2013	
PAGE TITLE		SPI and Debug Connector	
DRAWING NUMBER		051-1407	SIZE D
REVISION		A.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY:		PAGE 52 OF 123	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET 45 OF 81	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			












8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---







PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
372S0186	372S0185		ALL	Alternate Temp Diode





Filter Caps: Stuff if needed for PSU sensor SI Internal sensor of the EMC 1414 will be used as the ambient sensor. Place U5600 at the coolest location on the MLB.


[illegible]


SYMC MASTER-J70 NICK		SYMC DATE=11/05/2013	
PAGE TITLE			
Temperature Sensors			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-1407		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. NOT TO REPRODUCE OR COPY IT II. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART III. ALL RIGHTS RESERVED	REVISION		
	A.0.0		
	BRANCH		
	PAGE		
	56 OF 123		
	SHEET		
	48 OF 81		




SYNC MASTER=J70 GARN		SYNC DATE=12/17/2013	
PAGE TITLE			
AUDIO:CODEC ANALOG		DRAWING NUMBER	
 Apple Inc.		051-1407	SIZE
		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		A.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRANCH	
		PAGE	
		62 OF 123	
		SHEET	
		50 OF 81	











SPEAKER CONNECTOR



Reversed Phases 1 & 2 and 5 & 6 on J6601 and J6602 Ref J16

SYMC MASTER-370 GAREN		SYMC DATE-03/11/2014	
PAGE TITLE			
AUDIO: JACK TRANSLATORS			
	Apple Inc.	DRAWING NUMBER	SIZE
		051-1407	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		66 OF 123	
		SHEET	
		54 OF 81	

CODEC OUTPUT SIGNAL PATHS						
FUNCTION	VOLUME/MUTE	CONVERTER	PIN COMPLEX	MAC SHDN	WIN SHDN	DET ASSIGNMENT
HP/LINE OUT	0X03 (3)	0X03 (3)	0X0A (10,D)	GPIO_2	GPIO_2	0X0A (DET D)
PRIMARY SPKRS (WFR)	0X04 (4)	0X04 (4)	0X0B (11)	MICBIAS	GPIO_3	N/A
SECONDARY SPKRS (TWT)	0X03 (3)	0X03 (3)	0X0A (10,V24)	MICBIAS	N/A	N/A
SPDIF OUT	N/A	0X08 (8)	0X10 (16)	N/A	N/A	0X0D (DET B)

CODEC INPUT SIGNAL PATHS				
FUNCTION	CONVERTER	PIN COMPLEX	ENABLE/CONTROL	DET ASSIGNMENT
SPDIF IN	0x07 (7)	0x0F (15)	N/A	0x09 (DET A)
INTERNAL MIC ARRAY	0x05 (5)	0x0E (14, LEFT & RIGHT)	N/A	N/A
EXTERNAL MIC	0x06 (6)	0x0D (13, V22, B, LEFT)	Lynx POINT GPIO 16	Lynx POINT GPIO 5 (RCVR INT) Lynx POINT GPIO 3 (PERIPH DET)

OTHER DETECT				
FUNCTION	CONVERTER	PIN COMPLEX	ENABLE/CONTROL	DET ASSIGNMENT
MULTIPLE SPKR VENDORS	N/A	N/A	N/A	0X0C (DET C)

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
AUDIO_ISO	*	0.1 MM	?
SPEKOUT_ISO	*	0.2 MM	?


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFAIR PRIMARY GAP	DIFFAIR NECK GAP
AUDIODIFF	*	y	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM
AUDIODIFF_2MM	*	y	0.2 MM	0.1 MM	10 MM	0.1 MM	0.1 MM
SPEROUTDIFF	*	y	0.6 MM	0.25 MM	10 MM	0.2 MM	0.2 MM


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
AUDIO	*	*	AUDIO_ISO
SPKROUT	*	*	SPKROUT_ISO

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
AUDIODIFF	*	AUDIODIFF
SPKROUTDIFF	*	SPKROUTDIFF


ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
SPEAKER OUTPUTS				
PR00	AUDIO_DIFFEARE	DIFFERENTIAL	DIFFERENTIAL	AUD_SPKR_RWFR_OUT_P
PR01	AUDIO_DIFFEARE	DIFFERENTIAL	DIFFERENTIAL	AUD_SPKR_RWFR_OUT_M
PR02	AUDIO_DIFFEARE	DIFFERENTIAL	DIFFERENTIAL	AUD_SPKR_RWFR_OUT_L_P
PR03	AUDIO_DIFFEARE	DIFFERENTIAL	DIFFERENTIAL	AUD_SPKR_RWFR_OUT_L_M
PR04	AUDIO_DIFFEARE	DIFFERENTIAL	DIFFERENTIAL	AUD_SPKR_RTWT_OUT_P
PR05	AUDIO_DIFFEARE	DIFFERENTIAL	DIFFERENTIAL	AUD_SPKR_RTWT_OUT_M
PR06	AUDIO_DIFFEARE	DIFFERENTIAL	DIFFERENTIAL	AUD_SPKR_RTWT_OUT_L_P
PR07	AUDIO_DIFFEARE	DIFFERENTIAL	DIFFERENTIAL	AUD_SPKR_RTWT_OUT_L_M
PR08	AUDIO_DIFFEARE	DIFFERENTIAL	DIFFERENTIAL	AUD_SPKR_LWFR_OUT_P
PR09	AUDIO_DIFFEARE	DIFFERENTIAL	DIFFERENTIAL	AUD_SPKR_LWFR_OUT_M
PR10	AUDIO_DIFFEARE	DIFFERENTIAL	DIFFERENTIAL	AUD_SPKR_LWFR_OUT_L_P
PR11	AUDIO_DIFFEARE	DIFFERENTIAL	DIFFERENTIAL	AUD_SPKR_LWFR_OUT_L_M
PR12	AUDIO_DIFFEARE	DIFFERENTIAL	DIFFERENTIAL	AUD_SPKR_LTWT_OUT_P
PR13	AUDIO_DIFFEARE	DIFFERENTIAL	DIFFERENTIAL	AUD_SPKR_LTWT_OUT_M
PR14	AUDIO_DIFFEARE	DIFFERENTIAL	DIFFERENTIAL	AUD_SPKR_LTWT_OUT_L_P
PR15	AUDIO_DIFFEARE	DIFFERENTIAL	DIFFERENTIAL	AUD_SPKR_LTWT_OUT_L_M
HEADSET MIC				
HE01	AUDIO_DIFFEARE	AUDIO	AUDIO	AUD_CONN_HS_MIC_P
HE02	AUDIO_DIFFEARE	AUDIO	AUDIO	AUD_CONN_HS_MIC_N
HE03	AUDIO_DIFFEARE	AUDIO	AUDIO	AUD_HS_MIC_P
HE04	AUDIO_DIFFEARE	AUDIO	AUDIO	AUD_HS_MIC_N
HE05	AUDIO_DIFFEARE	AUDIO	AUDIO	HS_MIC_P
HE06	AUDIO_DIFFEARE	AUDIO	AUDIO	HS_MIC_N
HE07	AUDIO_DIFFEARE	AUDIO	AUDIO	CODREC_HS_MIC_P
HE08	AUDIO_DIFFEARE	AUDIO	AUDIO	CODREC_HS_MIC_N
HE09		AUDIO	AUDIO	AUD_CONN_CH_HS_GND
HE10		AUDIO	AUDIO	AUD_CONN_US_HS_GND
HE11		AUDIO	AUDIO	AUD_CH_HS_GND
HE12		AUDIO	AUDIO	AUD_US_HS_GND
HE13		AUDIO	AUDIO	AUD_CONN_REFCH
HE14		AUDIO	AUDIO	AUD_CONN_REFPU
HE15		AUDIO	AUDIO	AUD_CONN_REFCH_XW
HE16		AUDIO	AUDIO	AUD_CONN_REFPU_XW
HE17		AUDIO	AUDIO	AUD_HP_PORT_REFCH
HE18		AUDIO	AUDIO	AUD_HP_PORT_REFPU
LINEOUT				
LI01	AUDIO	AUDIO	AUDIO	LINEOUT2_LEFT_P
LI02	AUDIO	AUDIO	AUDIO	LINEOUT2_LEFT_N
LI03	AUDIO	AUDIO	AUDIO	LINEOUT2_RIGHT_P
LI04	AUDIO	AUDIO	AUDIO	LINEOUT2_RIGHT_N
LI05	AUDIO	AUDIO	AUDIO	LINEOUT3_LEFT_P
LI06	AUDIO	AUDIO	AUDIO	LINEOUT3_LEFT_N
LI07	AUDIO	AUDIO	AUDIO	LINEOUT3_RIGHT_P
LI08	AUDIO	AUDIO	AUDIO	LINEOUT3_RIGHT_N

ELECTRICAL_CONSTRAINT_SET	SET_TYPE	
	PHYSICAL	SPACING
CODEC_SCL & SDA		
U640		CODEC_SCL 51 52 53
U645		CODEC_SDA 51 52 53
TIM		
U650	SDA	MCLKA_SPKR_LEFT 51 52
U651	SDA	SCLKA_SPKR_LEFT 51 52
U652	SDA	LRCLKA_SPKR_LEFT 51 52
U653	SDA	SDOUTA_SPKR_LEFT 51 52
U654		MCLKA_SPKR_LEFT_R 51
U655		SCLKA_SPKR_LEFT_R 51
U656		LRCLKA_SPKR_LEFT_R 51
U657		SDOUTA_SPKR_LEFT_R 51
U658	SDA	MCLKB_SPKR_RIGHT 51 53
U659	SDA	SCLKB_SPKR_RIGHT 51 53
U660	SDA	LRCLKB_SPKR_RIGHT 51 53
U661	SDA	SDOUTB_SPKR_RIGHT 51 53
U662		MCLKB_SPKR_RIGHT_R 51
U663		SCLKB_SPKR_RIGHT_R 51
U664		LRCLKB_SPKR_RIGHT_R 51
U665		SDOUTB_SPKR_RIGHT_R 51

SYNC MASTER=J70 GAREN		SYNC DATE=03/07/2014	
PAGE TITLE			
AUDIO: Speaker ID			
 Apple Inc.	DRAWING NUMBER	SIZE	
	051-1407	D	
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE		68 OF 123	
SHEET		55 OF 81	



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S0676	138S0691		C6905	

SYNC MASTER=J16 MLB IG		SYNC DATE=08/27/2013	
PAGE TITLE			
Power Connectors /		VReg G3Hot	
		DRAWING NUMBER	051-1407
Apple Inc.		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	69 OF 123
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	56 OF 81
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

C

B


A


D


C


B

A



SYNC MASTER=J70 ROSSANA		SYNC DATE=09/17/2013	
PAGE TITLE			
CPU VR12.6 VCC Regulator IC			
 Apple Inc.	DRAWING NUMBER	051-1407	SIZE D
	REVISION	A.0.0	
	BRANCH		
	PAGE	70 OF 123	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		SHEET	57 OF 81



SYNC MASTER=J70 GAREN		SYNC DATE=03/07/2014	
PAGE TITLE			
CPU VR12.5 VCC Power Stage			
 Apple Inc.	DRAWING NUMBER	051-1407	SIZE
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH			
PAGE		71 OF 123	
SHEET		58 OF 81	

D

C

B


A



C

B

A



D

C

B

D



B

A

8

D


C



A

8

1



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
371S0648	371S0694		D8100	BLC Switch Diode

ACOUSTICS E-NOISE COMPONENTS

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S0810	138S1078		2.2UF_CAP	BLC OUTPUT CAPS

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
371S0748	371S0731		D8101	INPUT DIODE

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1071	376S1073		ALL	Short Protection FET
155S0831	155S0797		ALL	FB8100 to FB8107

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1121	376S1116		Q8102	BLC Inrush FET
740S0145	740S0146		FB100	BLC Fuse

SYNC MASTER=J70 GARN

SYNC DATE=03/07/2014

LCD Backlight Driver (LP8561)

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-1407


REVISION
A.0.0

PAGE
81 OF 123


SHEET
62 OF 81




S5 Enable




S4 Enables




S4 USB Enable





S4 TBT Port Enable






S3 Enables



S0 Enables





Audio + PCH Sequencing Requirements:
4.5V -> 1.05V -> 3.3V -> 1.5V -> ALL SYS GOOD




Memory VTT Enable Level-Shifter

CPU output is on VDDQ rail (1.2V), TPS51916 has 1.8V Vih(min).



SYNC MASTER=J16 MLB IG		SYNC DATE=08/27/2013	
PAGE TITLE			
PM Regulator Enables			
 Apple Inc.		DRAWING NUMBER	051-1407
		SIZE	D
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		85 OF 123	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		64 OF 81	
IV ALL RIGHTS RESERVED			

ALL_SYS_PWRGD, PCH_PWROK & SYS_PWROK Generation



Resume Reset


Intel Doc# 29517 Maho Bay PDG, Section 22.13
Intel Doc# 29562 Panther Point EDS, Section 8.7 and 8.8

Note:
The iMac J70 design does not support Deep Sx modes so both DPWROK and RSMRST# signals are shorted together

Requirements:
Power on:
 Asserted at least 10 ms after all suspend well power is valid
Power off or loss of AC:
 Transition to 0.8V or less before VccSUS3_3 drops to 2.90 V
 to allow PCH to switch suspend well to battery without excessive loading

Method:
The SMC guarantees proper assertion and de-assertion of RSMRST# for normal operation via PM_DSX_PWRGD.

RSMRST# is asserted when power good from regulator is de-asserted in the event AC is lost. Power good de-assertion should happen quickly enough to meet Intel spec.





Rail definitions


Platform: All processor non-Core and non-Graphics (5V, 3.3V, 1.5V, 1.05V for PCH/TBT/GPU)
Uncore: 1.8V and 1.2V for DDR3

Notes on sequencing requirements

- Intel:
1. No hard specification on platform rails
 2. SMC guarantees timing on PCH DPWROK and PWROK
 3. VCC3_3 may power up before VCC, VCC must ramp to 0.6V within 25ms of VCC3V3 ramping to 2.6V
 4. VCC1_5 may power up before VCC, VCC must ramp to 0.6V within 25ms of VCC1V5 ramping to 1.35V
 5. VCC may power down before VCC3_3, VCC3_3 must ramp down to 2.6V within 35ms
 6. VCC may power down before VCC1_5, VCC1_5 must ramp down to 1.35V within 35ms

SYNC MASTER=J70 TONY		SYNC DATE=10/10/2013	
PAGE TITLE			
PM Power Good			
 Apple Inc.		DRAWING NUMBER	051-1407
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	86 OF 123
		SHEET	65 OF 81






SYNC_MASTER=j16_MLB_IG

SYNC_DATE=08/27/2013

PAGE_TITLE

Unused Signal Aliases

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-1407

REVISION

A.0.0

BRANCH

PAGE

104 OF 123

SHEET

67 OF 81

SIZE


D

8								7								6								5								4								3								2								1							
D																																																								D							
C																																																								C							
B																																																								B							
A																																																								A							
8								7								6								5								4								3								2								1							

SYNC MASTER=j16 MLB IG

SYNC DATE=08/27/2013

Functional / ICT Test

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-1407

REVISION
A.0.0

BRANCH

PAGE
105 OF 123

SHEET
68 OF 81

SIZE
D

J70 BOARD SPECIFIC PHYSICAL AND SPACING CONSTRAINTS

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL or MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, BOTTOM	NO_TYPE, BGA	MM	16.2

General Physical Rule Definitions

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	0.1 MM	=50_OHM_SE	12.7 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	*	Y	0.145 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD
40_OHM_SE	TOP,BOTTOM	Y	0.175 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	*	Y	0.092 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD
50_OHM_SE	TOP,BOTTOM	Y	0.111 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD
55_OHM_SE	TOP,BOTTOM	Y	0.090 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	Y	0.150 MM	0.076 MM	=STANDARD	0.120 MM	0.1 MM
70_OHM_DIFF	TOP,BOTTOM	Y	0.174 MM	0.085 MM	=STANDARD	0.120 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
73_OHM_DIFF	*	Y	0.141 MM	0.076 MM	=STANDARD	0.130 MM	0.1 MM
73_OHM_DIFF	TOP,BOTTOM	Y	0.165 MM	0.085 MM	=STANDARD	0.130 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	Y	0.120 MM	0.076 MM	=STANDARD	0.140 MM	0.1 MM
80_OHM_DIFF	TOP,BOTTOM	Y	0.140 MM	0.085 MM	=STANDARD	0.140 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	Y	0.108 MM	0.076 MM	=STANDARD	0.150 MM	0.1 MM
85_OHM_DIFF	TOP,BOTTOM	Y	0.125 MM	0.085 MM	=STANDARD	0.150 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	Y	0.099 MM	0.076 MM	=STANDARD	0.170 MM	0.1 MM
90_OHM_DIFF	TOP,BOTTOM	Y	0.115 MM	0.085 MM	=STANDARD	0.175 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	Y	0.080 MM	0.076 MM	=STANDARD	0.200 MM	0.1 MM
100_OHM_DIFF	TOP,BOTTOM	Y	0.095 MM	0.085 MM	=STANDARD	0.210 MM	0.1 MM

General Spacing Definitions

Default

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?

Fixed and Dielectric

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.1 MM	?
1X_DIELECTRIC	*	0.070 MM	?

BGA

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BGA_P1MM	*	=STANDARD	?

Power and Common

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
GND_P2MM	*	=2:1_SPACING	1000
PWR_P2MM	*	=2:1_SPACING	1100


BGA Area Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM

Board Stack-up

Finished board thickness: 1.58 mm

Layer	Material	Thickness
Top	Signal	1/3 OZ (CU PLATED)
	Prepreg	0.070 MM
2	Plane	1/3 OZ (CU PLATED)
	Prepreg	0.070 MM
3	Signal	0.5 OZ
	Prepreg	0.435 MM
4	Plane	1 OZ
	Core	0.152 MM
5	Plane	1 OZ
	Prepreg	0.435 MM
6	Signal	0.5 OZ
	Prepreg	0.070 MM
2	Plane	1/3 OZ (CU PLATED)
	Prepreg	0.070 MM
Btm	Signal	1/3 OZ (CU PLATED)

SYNC MASTER=J70 NICK		SYNC DATE=09/12/2013	
PAGE TITLE			
J70 RULE DEFINITIONS			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-1407	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC., THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		110 OF 123	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		69 OF 81	
IV ALL RIGHTS RESERVED			

DDR3

DDR3-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DDR_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
DDR_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
DDR_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
DDR_73D	*	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF
DDR_COMP	*	Y	0.305 MM	0.105 MM	=STANDARD	=STANDARD	=STANDARD

Minimum diff spacing is 4 mil
Table 4-5, Intel Doc# 486712

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
POWER_DDR_P4MM	*	Y	0.400 MM	0.100 MM	3.0 MM	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
POWER_DDR	*	POWER_DDR_P4MM
DDR_CLK_PHY	*	DDR_70D
DDR_CTRL_PHY	*	DDR_40S
DDR_CMD_PHY	*	DDR_40S
DDR_DQ_PHY	*	DDR_40S
DDR_DSQ_PHY	*	DDR_70D
DDR_COMP_PHY	*	DDR_COMP

DDR3 Power-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
POWER_DDR	*	= 2 : 1_SPACING	?

DDR3-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DDR_CLK_ISO	*	=5:1_SPACING	?
DDR_CTRL_ISO	*	=3.5:1_SPACING	?
DDR_CTRL2CTRL	*	=2:1_SPACING	?
DDR_CMD_ISO	*	=3.5:1_SPACING	?
DDR_CMD2CMD	*	=2:1_SPACING	?
DDR_DATA_ISO	*	=4:1_SPACING	?
DDR_STROBE_ISO	*	=3:1_SPACING	?
DDR_DQ2DQ	*	=2:1_SPACING	900
DDR_DQ2DQS	*	=3:1_SPACING	?
DDR_BL2BL	*	=3:1_SPACING	?
DDR_CH2CH	*	=6.5:1_SPACING	?
DDR_COMP_ISO	*	0.381 MM	?

Main Segment Min Spacing Rules (mils) (HSW U/Y PDG, Intel Doc# 502636)

Table	Trace	Design	Iso	Design	Comments
6-14	4	(diff)	16	19.69	CLK trace spacing controlled by =70_OHM_DIFF.
6-14	7.5	7.87	12	13.78	
6-14	7.5	7.87	12	13.78	
6-14	7.5	7.87	16	11.81	DQ to other signals not in the same bytelane (but not ch)
			12	11.81	DQS to other signals of the same channel
			7.5	7.87	DQ to DQ in the same bytelane of the same channel
			12	11.81	DQ to DQS in the same bytelane of the same channel
			16	11.81	DQ or DQS in different bytelanes of the same channel
			?	25.59	DQ or DQS in different channels. ISO RULE NOT IN PDG
			-	25.59	DDR3 to any other signal not DDR3

Constraints

Clocks: CK[3:0], CK#[3:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_CLK	*	*	DDR_CLK_ISO

Control: CS#[3:0], CKE[3:0], ODT[3:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_CTRL	*	*	DDR_CTRL_ISO
DDR_CTRL	DDR_CTRL	*	DDR_CTRL2CTRL

Command: MA[15:0], RAS#, CAS#, WE# BS[2:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_CMD	*	*	DDR_CMD_ISO
DDR_CMD	DDR_CMD	*	DDR_CMD2CMD

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_COMP	*	*	DDR_COMP_ISO

Data: DQS[7:0], DQS#[7:0], DQ[63:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_A_DQ_BYTE*	*	*	DDR_DATA_ISO
DDR_A_DQS*	*	*	DDR_STROBE_ISO
DDR_B_DQ_BYTE*	*	*	DDR_DATA_ISO
DDR_B_DQS*	*	*	DDR_STROBE_ISO
DDR_*_DQ_BYTE*	=SAME	*	DDR_DQ2DQ
DDR_A_DQ_BYTE*	DDR_A_DQS*	*	DDR_DQ2DQS
DDR_A_DQ_BYTE*	DDR_A_DQ_BYTE*	*	DDR_BL2BL
DDR_B_DQ_BYTE*	DDR_B_DQS*	*	DDR_DQ2DQS
DDR_B_DQ_BYTE*	DDR_B_DQ_BYTE*	*	DDR_BL2BL
DDR_A_*	DDR_B_*	*	DDR_CH2CH

See Note (3)

See Note (1)

See Note (3)

See Note (1)

See Note (2)

Note (1):

Deliberately set DQ to DQS spacing to 3:1 to avoid adding complexity to constraints, even though it can be less. Only one rule per channel is needed by trading off a little space.

Note (2):


Intel suggested 25 mil (0.65 mm) spacing for via to channel, and via to pad to two different channels. DDR3 draws about 20 mA per trace with edge rates in the 100s of ps. The main coupling mechanism is capacitive. A 0.65 mm spacing is used for power nets, which draw far more current (inductive coupling however). These rules are far too conservative. To meet these rules, the spacing must be applied to the net.

Note (3):

In order for the constraints $DDR_*_DQ_BYTE*$ to =SAME to win out over DDR_A,B_DQ_BYTE* to DDR_A,B_DQ_BYTE* so that the small intra-bytelane spacing is used, the spacing rule DDR_DQ2DQ must have a weight greater than DDR_BL2BL .

DDR3

Electrical Constraint Set		Physical	Spacing		
Channel A					
MEM0	NDR_A_CLK0	NDR_CLK_PHY	NDR_CLK	MEM_A_CLK_P<0>	7 21 25
MEM1	NDR_A_CLK0	NDR_CLK_PHY	NDR_CLK	MEM_A_CLK_N<0>	7 21 25
MEM2	NDR_A_CLK1	NDR_CLK_PHY	NDR_CLK	MEM_A_CLK_P<1>	7 22 25
MEM3	NDR_A_CLK1	NDR_CLK_PHY	NDR_CLK	MEM_A_CLK_N<1>	7 22 25
MEM4	NDR_A_CS0	NDR_CTL1_PHY	NDR_CTL1	MEM_A_CS_L<0>	7 21 22 25
MEM5	NDR_A_CS1	NDR_CTL1_PHY	NDR_CTL1	MEM_A_CS_L<1>	7 21 22 25
MEM6	NDR_A_ODT	NDR_CTL1_PHY	NDR_CTL1	MEM_A_ODT<0>	7 21 22 25
MEM7	NDR_A_CKE0	NDR_CMD_PHY	NDR_CMD	MEM_A_CKE<1..0>	7 21 25
MEM8	NDR_A_CKE1	NDR_CMD_PHY	NDR_CMD	MEM_A_CKE<3..2>	7 22 25
MEM9	NDR_A_CMD0	NDR_CMD_PHY	NDR_CMD	MEM_A_CAA<15..0>	7 21 25
MEM10	NDR_A_CMD1	NDR_CMD_PHY	NDR_CMD	MEM_A_CAB<15..0>	7 22 25
MEM11	NDR_A_DQ_BVTE0	NDR_DQ_PHY	NDR_A_DQ_BVTE0	MEM_A_DQ<7..0>	7 19
MEM12	NDR_A_DQ_BVTE1	NDR_DQ_PHY	NDR_A_DQ_BVTE1	MEM_A_DQ<15..8>	7 19
MEM13	NDR_A_DQ_BVTE2	NDR_DQ_PHY	NDR_A_DQ_BVTE2	MEM_A_DQ<23..16>	7 19
MEM14	NDR_A_DQ_BVTE3	NDR_DQ_PHY	NDR_A_DQ_BVTE3	MEM_A_DQ<31..24>	7 19
MEM15	NDR_A_DQ_BVTE4	NDR_DQ_PHY	NDR_A_DQ_BVTE4	MEM_A_DQ<39..32>	7 19
MEM16	NDR_A_DQ_BVTE5	NDR_DQ_PHY	NDR_A_DQ_BVTE5	MEM_A_DQ<47..40>	7 19
MEM17	NDR_A_DQ_BVTE6	NDR_DQ_PHY	NDR_A_DQ_BVTE6	MEM_A_DQ<55..48>	7 19
MEM18	NDR_A_DQ_BVTE7	NDR_DQ_PHY	NDR_A_DQ_BVTE7	MEM_A_DQ<63..56>	7 19
MEM19	NDR_A_DQS0	NDR_DQS_PHY	NDR_A_DQS0	MEM_A_DQS_P<0>	7 19
MEM20	NDR_A_DQS0	NDR_DQS_PHY	NDR_A_DQS0	MEM_A_DQS_N<0>	7 19
MEM21	NDR_A_DQS1	NDR_DQS_PHY	NDR_A_DQS1	MEM_A_DQS_P<1>	7 19
MEM22	NDR_A_DQS1	NDR_DQS_PHY	NDR_A_DQS1	MEM_A_DQS_N<1>	7 19
MEM23	NDR_A_DQS2	NDR_DQS_PHY	NDR_A_DQS2	MEM_A_DQS_P<2>	7 19
MEM24	NDR_A_DQS2	NDR_DQS_PHY	NDR_A_DQS2	MEM_A_DQS_N<2>	7 19
MEM25	NDR_A_DQS3	NDR_DQS_PHY	NDR_A_DQS3	MEM_A_DQS_P<3>	7 19
MEM26	NDR_A_DQS3	NDR_DQS_PHY	NDR_A_DQS3	MEM_A_DQS_N<3>	7 19
MEM27	NDR_A_DQS4	NDR_DQS_PHY	NDR_A_DQS4	MEM_A_DQS_P<4>	7 19
MEM28	NDR_A_DQS4	NDR_DQS_PHY	NDR_A_DQS4	MEM_A_DQS_N<4>	7 19
MEM29	NDR_A_DQS5	NDR_DQS_PHY	NDR_A_DQS5	MEM_A_DQS_P<5>	7 19
MEM30	NDR_A_DQS5	NDR_DQS_PHY	NDR_A_DQS5	MEM_A_DQS_N<5>	7 19
MEM31	NDR_A_DQS6	NDR_DQS_PHY	NDR_A_DQS6	MEM_A_DQS_P<6>	7 19
MEM32	NDR_A_DQS6	NDR_DQS_PHY	NDR_A_DQS6	MEM_A_DQS_N<6>	7 19
MEM33	NDR_A_DQS7	NDR_DQS_PHY	NDR_A_DQS7	MEM_A_DQS_P<7>	7 19
MEM34	NDR_A_DQS7	NDR_DQS_PHY	NDR_A_DQS7	MEM_A_DQS_N<7>	7 19
Channel B					
MEM35	NDR_B_CLK0	NDR_CLK_PHY	NDR_CLK	MEM_B_CLK_P<0>	7 23 25
MEM36	NDR_B_CLK0	NDR_CLK_PHY	NDR_CLK	MEM_B_CLK_N<0>	7 23 25
MEM37	NDR_B_CLK1	NDR_CLK_PHY	NDR_CLK	MEM_B_CLK_P<1>	7 24 25
MEM38	NDR_B_CLK1	NDR_CLK_PHY	NDR_CLK	MEM_B_CLK_N<1>	7 24 25
MEM39	NDR_B_CS0	NDR_CTL1_PHY	NDR_CTL1	MEM_B_CS_L<0>	7 23 24 25
MEM40	NDR_B_CS1	NDR_CTL1_PHY	NDR_CTL1	MEM_B_CS_L<1>	7 23 24 25
MEM41	NDR_B_ODT	NDR_CTL1_PHY	NDR_CTL1	MEM_B_ODT<0>	7 23 24 25
MEM42	NDR_B_CKE0	NDR_CMD_PHY	NDR_CMD	MEM_B_CKE<1..0>	7 23 25
MEM43	NDR_B_CKE1	NDR_CMD_PHY	NDR_CMD	MEM_B_CKE<3..2>	7 24 25
MEM44	NDR_B_CMD0	NDR_CMD_PHY	NDR_CMD	MEM_B_CAA<15..0>	7 23 25
MEM45	NDR_B_CMD1	NDR_CMD_PHY	NDR_CMD	MEM_B_CAB<15..0>	7 24 25
MEM46	NDR_B_DQ_BVTE0	NDR_DQ_PHY	NDR_B_DQ_BVTE0	MEM_B_DQ<7..0>	7 19
MEM47	NDR_B_DQ_BVTE1	NDR_DQ_PHY	NDR_B_DQ_BVTE1	MEM_B_DQ<15..8>	7 19
MEM48	NDR_B_DQ_BVTE2	NDR_DQ_PHY	NDR_B_DQ_BVTE2	MEM_B_DQ<23..16>	7 19
MEM49	NDR_B_DQ_BVTE3	NDR_DQ_PHY	NDR_B_DQ_BVTE3	MEM_B_DQ<31..24>	7 19
MEM50	NDR_B_DQ_BVTE4	NDR_DQ_PHY	NDR_B_DQ_BVTE4	MEM_B_DQ<39..32>	7 19
MEM51	NDR_B_DQ_BVTE5	NDR_DQ_PHY	NDR_B_DQ_BVTE5	MEM_B_DQ<47..40>	7 19
MEM52	NDR_B_DQ_BVTE6	NDR_DQ_PHY	NDR_B_DQ_BVTE6	MEM_B_DQ<55..48>	7 19
MEM53	NDR_B_DQ_BVTE7	NDR_DQ_PHY	NDR_B_DQ_BVTE7	MEM_B_DQ<63..56>	7 19
MEM54	NDR_B_DQS0	NDR_DQS_PHY	NDR_B_DQS0	MEM_B_DQS_P<0>	7 19
MEM55	NDR_B_DQS0	NDR_DQS_PHY	NDR_B_DQS0	MEM_B_DQS_N<0>	7 19
MEM56	NDR_B_DQS1	NDR_DQS_PHY	NDR_B_DQS1	MEM_B_DQS_P<1>	7 19
MEM57	NDR_B_DQS1	NDR_DQS_PHY	NDR_B_DQS1	MEM_B_DQS_N<1>	7 19
MEM58	NDR_B_DQS2	NDR_DQS_PHY	NDR_B_DQS2	MEM_B_DQS_P<2>	7 19
MEM59	NDR_B_DQS2	NDR_DQS_PHY	NDR_B_DQS2	MEM_B_DQS_N<2>	7 19
MEM60	NDR_B_DQS3	NDR_DQS_PHY	NDR_B_DQS3	MEM_B_DQS_P<3>	7 19
MEM61	NDR_B_DQS3	NDR_DQS_PHY	NDR_B_DQS3	MEM_B_DQS_N<3>	7 19
MEM62	NDR_B_DQS4	NDR_DQS_PHY	NDR_B_DQS4	MEM_B_DQS_P<4>	7 19
MEM63	NDR_B_DQS4	NDR_DQS_PHY	NDR_B_DQS4	MEM_B_DQS_N<4>	7 19
MEM64	NDR_B_DQS5	NDR_DQS_PHY	NDR_B_DQS5	MEM_B_DQS_P<5>	7 19
MEM65	NDR_B_DQS5	NDR_DQS_PHY	NDR_B_DQS5	MEM_B_DQS_N<5>	7 19
MEM66	NDR_B_DQS6	NDR_DQS_PHY	NDR_B_DQS6	MEM_B_DQS_P<6>	7 19
MEM67	NDR_B_DQS6	NDR_DQS_PHY	NDR_B_DQS6	MEM_B_DQS_N<6>	7 19
MEM68	NDR_B_DQS7	NDR_DQS_PHY	NDR_B_DQS7	MEM_B_DQS_P<7>	7 19
MEM69	NDR_B_DQS7	NDR_DQS_PHY	NDR_B_DQS7	MEM_B_DQS_N<7>	7 19
SM COMP					
MEM70		NDR_COMP_PHY	NDR_COMP	CPU SM RCOMP<0..2>	6

SYNC MASTER=J70 NICK		SYNC DATE=09/30/2013	
PAGE TITLE			
DDR3 Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-1407	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	
		111	OF 123
		SHEET	
		70	OF 81

PCI Express

PCIe-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALL ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
PCIE_COMP	*	Y	0.305 MM	0.105 MM	=STANDARD	=STANDARD	=STANDARD
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CLK_PCIE_PHY	*	PCIE_90D
COMP_PCIE_PHY	*	PCIE_COMP
CPU_ASYNC_PHY	*	CPU_50S

PCIE and DMI Compensation Rules (mils)

Table	Imp	Design	Iso	Design	Comments
4-5	50	50	15	15.75	PCIe. Impedance inferred from Table 4-7.
4-7	50	50	8	15.75	DMI. Numbers based on Intel stack-up.

PCIe-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCIE_ISO	*	=5:1_SPACING	?
COMP_PCIE_ISO	*	=4:1_SPACING	?
CPU_ASYNC_ISO	*	=3:1_SPACING	?
CPU_MS_ISO	TOP,BOTTOM	=4.5:1_SPACING	?
CPU_MS_ISO	*	=3:1_SPACING	?

Spacing Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	*	*	CLK_PCIE_ISO
COMP_PCIE	*	*	COMP_PCIE_ISO
CPU_ASYNC	*	*	CPU_ASYNC_ISO
CPU_ASYNC_MS	*	*	CPU_MS_ISO

PEG Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Section	Imp	Design	Iso	Design	Comments
4.2.1	80	80	16	15.75	PCIe Gen3. Allow looser spacing for same direction on stripline per Anil

CPU ASYNCHRONOUS

Electrical Constraint Set	Physical	Spacing	
E599	CPU_ASYNC_BHV	CPU_ASYNC	CPU PROCHOT L 6 43 44 57
E599	CPU_ASYNC_BHV	CPU_ASYNC	CPU PROCHOT R L 6
E599 PECI	CPU_ASYNC_BHV	CPU_PECI	6 44
E599	CPU_ASYNC_BHV	CPU_ASYNC_MS	SMC PECI L 43 44
E599	CPU_ASYNC_BHV	CPU_ASYNC	CPU CATERR L 5 44
E599	CPU_ASYNC_BHV	CPU_ASYNC	CPU PWRGD 6
E600	CPU_ASYNC_BHV	CPU_ASYNC	PM THRMTRIP L 15 44
E600	CPU_ASYNC_BHV	CPU_ASYNC	CPU VCCST PWRGD 8 16 17
E600	CPU_ASYNC_BHV	CPU_ASYNC	XDP CPU VCCST PWRGD 16
E600	CPU_ASYNC_BHV	CPU_ASYNC	PLT RESET L 13 15 16 17
E600 XDP_BPM_L	CPU_ASYNC_BHV	CPU_ASYNC	XDP BPM L<1..0> 6 16

PCIe (CPU)

Electrical Constraint Set	Physical	Spacing	
CPU OPI Compensation	COMP_ECTE_PHY	COMP_ECTE	CPU_OPI_RCOMP
CPU eDP Compensation	COMP_ECTE_PHY	COMP_ECTE	MCP_EDP_RCOMP
	COMP_ECTE_PHY	COMP_ECTE	CPU_CFG_RCOMP

876

(5)

4

(c)

2:

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCIE_PHY	*	PCIE_85D

PCIe-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_SAME_DIR	TOP,BOTTOM	=5X_DIELECTRIC	?
PCIE_SAME_DIR	*	=3.5X_DIELECTRIC	?
PCIE_ALT_DIR	*	=5X_DIELECTRIC	?
PCIE_ISO	*	=4:1_SPACING	?

TBT x4 PCIE Spacing Constraints


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_TBT_R2D	PCIE_TBT_R2D	*	PCIE_SAME_DIR
PCIE_TBT_D2R	PCIE_TBT_D2R	*	PCIE_SAME_DIR
PCIE_TBT_D2R	PCIE_TBT_R2D	*	PCIE_ALT_DIR
PCIE_TBT_D2R	*	*	PCIE_ISO
PCIE_TBT_R2D	*	*	PCIE_ISO

PCH x1 PCIe Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE	*	*	PCIE_ISO

PCIe (PCH)

Electrical Constraint Set	Physical	Spacing	
x4 Thunderbolt			
REQ1 PCIE REF CLK_CONN	CLK_PCIE_PHY	CLK_PCIE	PCIE CLK100M TBT P 12 26
REQ2 PCIE REF CLK_CONN	CLK_PCIE_PHY	CLK_PCIE	PCIE CLK100M TBT N 12 26
REQ3 PCIE GEN2 R2D	PCIE_PHY	PCIE_TBT_R2D	PCIE TBT R2D P<2...0> 26
REQ4 PCIE GEN2 R2D	PCIE_PHY	PCIE_TBT_R2D	PCIE TBT R2D N<2...0> 26
REQ5 PCIE_PHY	PCIE_TBT_R2D	PCIE_TBT_R2D	PCIE TBT R2D C P<2...0> 14 26
REQ6 PCIE_PHY	PCIE_TBT_R2D	PCIE_TBT_R2D	PCIE TBT R2D C N<2...0> 14 26
REQ7 PCIE GEN2 R2D RVSD	PCIE_PHY	PCIE_TBT_R2D	PCIE TBT R2D P<3> 14 26
REQ8 PCIE GEN2 R2D RVSD	PCIE_PHY	PCIE_TBT_R2D	PCIE TBT R2D N<3> 14 26
REQ9 PCIE_PHY	PCIE_TBT_R2D	PCIE_TBT_R2D	PCIE TBT R2D C P<3> 14 26
REQ10 PCIE_PHY	PCIE_TBT_R2D	PCIE_TBT_R2D	PCIE TBT R2D C N<3> 14 26
REQ11 PCIE GEN2 D2R	PCIE_PHY	PCIE_TBT_D2R	PCIE TBT D2R P<0> 14 26
REQ12 PCIE GEN2 D2R	PCIE_PHY	PCIE_TBT_D2R	PCIE TBT D2R N<0> 14 26
REQ13 PCIE_PHY	PCIE_TBT_D2R	PCIE_TBT_D2R	PCIE TBT D2R C P<0> 26
REQ14 PCIE_PHY	PCIE_TBT_D2R	PCIE_TBT_D2R	PCIE TBT D2R C N<0> 26
REQ15 PCIE GEN2 D2R RVSD	PCIE_PHY	PCIE_TBT_D2R	PCIE TBT D2R P<2...1> 14 26
REQ16 PCIE GEN2 D2R RVSD	PCIE_PHY	PCIE_TBT_D2R	PCIE TBT D2R N<2...1> 14 26
REQ17 PCIE_PHY	PCIE_TBT_D2R	PCIE_TBT_D2R	PCIE TBT D2R C P<2...1> 26
REQ18 PCIE_PHY	PCIE_TBT_D2R	PCIE_TBT_D2R	PCIE TBT D2R C N<2...1> 26
REQ19 PCIE GEN2 D2R	PCIE_PHY	PCIE_TBT_D2R	PCIE TBT D2R P<3> 14 26
REQ20 PCIE GEN2 D2R	PCIE_PHY	PCIE_TBT_D2R	PCIE TBT D2R N<3> 14 26
REQ21 PCIE_PHY	PCIE_TBT_D2R	PCIE_TBT_D2R	PCIE TBT D2R C P<3> 14 26
REQ22 PCIE_PHY	PCIE_TBT_D2R	PCIE_TBT_D2R	PCIE TBT D2R C N<3> 14 26
x1 AirPort			
REQ23 PCIE GEN2 R2D_CONN_AP	PCIE_PHY	PCIE	PCIE AP R2D P 31
REQ24 PCIE GEN2 R2D_CONN_AP	PCIE_PHY	PCIE	PCIE AP R2D N 31
REQ25 PCIE_PHY	PCIE	PCIE	PCIE AP R2D C P 14 31
REQ26 PCIE_PHY	PCIE	PCIE	PCIE AP R2D C N 14 31
REQ27 PCIE GEN2 D2R_CONN_AP	PCIE_PHY	PCIE	PCIE AP D2R P 14 31
REQ28 PCIE GEN2 D2R_CONN_AP	PCIE_PHY	PCIE	PCIE AP D2R N 14 31
x1 Caesar IV			
REQ29 PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE	PCIE CLK100M AP P 12 31
REQ30 PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE	PCIE CLK100M AP N 12 31
x1 Caesar IV			
REQ31 PCIE GEN2 R2D	PCIE_PHY	PCIE	PCIE ENET R2D P 34
REQ32 PCIE GEN2 R2D	PCIE_PHY	PCIE	PCIE ENET R2D N 34
REQ33 PCIE_PHY	PCIE	PCIE	PCIE ENET R2D C P 14 34
REQ34 PCIE_PHY	PCIE	PCIE	PCIE ENET R2D C N 14 34
REQ35 PCIE GEN2 D2R	PCIE_PHY	PCIE	PCIE ENET D2R P 14 34
REQ36 PCIE GEN2 D2R	PCIE_PHY	PCIE	PCIE ENET D2R N 14 34
REQ37 PCIE_PHY	PCIE	PCIE	PCIE ENET D2R C P 34
REQ38 PCIE_PHY	PCIE	PCIE	PCIE ENET D2R C N 34
REQ39 PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE	PCIE CLK100M ENET P 12 34
REQ40 PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE	PCIE CLK100M ENET N 12 34
x2 SSD			
REQ41 PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE	PCIE CLK100M SSD P 12 32
REQ42 PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE	PCIE CLK100M SSD N 12 32
PCH PCIe Compensation			
REQ43	COMP_PCIE_PHY	COMP_PCIE	PCH PCIe RCOMP 14

SYMC MASTER=J70 DINI		SYMC DATE=10/28/2013	
PAGE TITLE			
PCH PCIe/DMI Constraints			
 Apple Inc.		DRAWING NUMBER <div>051-1407</div>	
		SIZE <div>D</div>	
		REVISION <div>A.0.0</div>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE <div>113 OF 123</div>	
		SHEET <div>72 OF 81</div>	

PCH

PCH-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

PCH-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCH_ISO	*	=4:1_SPACING	?
COMP_PCH_ISO	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCH	*	*	CLK_PCH_ISO
COMP_PCH	*	*	COMP_PCH_ISO

LPC

LPC-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

LPC-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC_ISO	*	=1.5:1_SPACING	?
CLK_LPC_ISO	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LPC	*	*	LPC_ISO
CLK_LPC	*	*	CLK_LPC_ISO

HDA

HDA-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

HDA-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA_ISO	*	=2x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
HDA	*	*	HDA_ISO

Crystal

Crystal-specific Physical Rules

[illegible]

Crystal-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
XTAL_ISO	*	=4X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SELECTOR
XTAL	*	*	XTAL_ISO

SPI

SPI-specific Physical Rules









PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPI-specific Spacing Definitions









SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI_ISO	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SPI	*	*	SPI_ISO

LPC

Electrical Constraint Set	Physical	Spacing	
LPC			
	LPC_55S	LPC	LPC AD<3..0> 14 43 45
	LPC_55S	LPC	LPC AD R<3..0> 14
	LPC_55S	LPC	LPC FRAME L 14 43 45
	LPC_55S	LPC	LPC FRAME R L 14
LPC Clocks			
	CLK_LPC_55S	CLK_LPC	LPC CLK24M LPCPLUS 17 45
	CLK_LPC_55S	CLK_LPC	LPC CLK24M LPCPLUS R 12 17
	CLK_LPC_55S	CLK_LPC	LPC CLK24M SMC 17 43
	CLK_LPC_55S	CLK_LPC	LPC CLK24M SMC R 12 17

PCH Clocks

Electrical Constraint Set	Physical	Spacing	
PCH Reference Clock			
 PCH CLK24M XTALIN	CLK XTAL	XTAL	PCH_CLK24M_XTALIN 12 17
 PCH CLK24M XTALOUT	CLK XTAL	XTAL	PCH_CLK24M_XTALOUT 12 17
 PCH CLK24M XTALOUT R	CLK XTAL	XTAL	PCH_CLK24M_XTALOUT_R 17
PCH RTC 32K			
 PCH CLK32K RTCX1	CLK XTAL	XTAL	PCH_CLK32K_RTCX1 12 17
 PCH CLK32K RTCX2	CLK XTAL	XTAL	PCH_CLK32K_RTCX2 12 17
 PCH CLK32K RTCX2 R	CLK XTAL	XTAL	PCH_CLK32K_RTCX2_R 17
SMC 32K			
 SMC CLK32K SUSCLK_R	CLK PCH 55R	CLK PCH	PM_CLK32K_SUSCLK_R 13 44
 SMC CLK32K	CLK PCH 55R	CLK PCH	SMC_CLK32K 43 44

25 MHZ XTALS

Electrical Constraint Set	Physical	Spacing
25M Reference Crystal		
ENET0	CLK XTAL	XTAL TBT CLK25M IN 26
ENET0	CLK XTAL	XTAL TBT CLK25M OUT 26
ENET0	CLK XTAL	XTAL TBT CLK25M OUT R 26
ENET1	CLK XTAL	XTAL ENET XTAL IN 34
ENET1	CLK XTAL	XTAL ENET XTAL OUT 34
ENET1	CLK XTAL	XTAL ENET XTAL OUT R 34

HDA

Electrical Constraint Set	Physical	Spacing	
HDA			
H199 HDA_CLK	HDA_55S	HDA	HDA_BIT_CLK 12 51
H200	HDA_55S	HDA	HDA_BIT_CLK_R 12
H303 HDA_RST	HDA_55S	HDA	HDA_RST_L 12 51
H304	HDA_55S	HDA	HDA_RST_R_L 12 51
H406 HDA_OUT	HDA_55S	HDA	HDA_SDOUT 12 51
H407	HDA_55S	HDA	HDA_SDOUT_R 12 17
H408 HDA_SYNC	HDA_55S	HDA	HDA_SYNC 12 51
H409	HDA_55S	HDA	HDA_SYNC_R 12
H600 HDA_IN	HDA_55S	HDA	HDA_SDINO 12 51
H601	HDA_55S	HDA	AUD_SDI_R
SPDIF			
H330	HDA_55S	HDA	DP_INT SPDIF_AUDIO 39 51 80
H331	HDA_55S	HDA	SPDIF_OUT_JACK 51 54
H332	HDA_55S	HDA	CS4208 SPDIF_IN 51
H333	HDA_55S	HDA	CS4208 SPDIF_OUT 51

SPI Bootrom

Electrical Constraint Set	Physical	Spacing	
SPI ROM			
H332	SPI 50S	SPI	SPI CLK R 14 45
H330	SPI 50S	SPI	SPI CLK 45
H333	SPI 50S	SPI	SPI ALT CLK 45
H305	SPI 50S	SPI	SPI SMC CLK 43 45
H309	SPI 50S	SPI	SPI MLB CLK 45
H302	SPI 50S	SPI	SPI CS0 R L 14 45
H335	SPI 50S	SPI	SPI CS0 L 45
H336	SPI 50S	SPI	SPI ALT CS L 45
H300	SPI 50S	SPI	SPI SMC CS L 43 45
H339	SPI 50S	SPI	SPI MLB CS L 45
H337	SPI 50S	SPI	SPI MOSI R 14 45
H308	SPI 50S	SPI	SPI MOSI 45
H303	SPI 50S	SPI	SPI ALT MOSI 45
H310	SPI 50S	SPI	SPI SMC MOSI 43 45
H338	SPI 50S	SPI	SPI MLB MOSI 45
H306	SPI 50S	SPI	SPI MISO 14 45
H307	SPI 50S	SPI	SPI ALT MISO 45
H334	SPI 50S	SPI	SPI SMC MISO 43 45
H313	SPI 50S	SPI	SPI MLB MISO 45
H304	SPI 50S	SPI	SPIROM USE MLB 15 45

SMBus

SMBus-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SMB_PHY	*	SMB_55S

SMBus-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB_ISO	*	=2x_DIELECTRIC	?

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SMB	*	*	SMB_ISO

Sensor

Sensor-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.085 MM

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SNS_DIFF_PHY	*	1:1_DIFFPAIR

Sensor-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE_ISO	*	=1.5:1_SPACING	?

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SENSE	*	*	SENSE_ISO
SENSE	POWER	*	PWR_P2MM
SENSE	GND	*	GND_P2MM

SMC Generic Control Line Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMC_ISO	*	=1:1_SPACING	?

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SMC_CTRL	*	*	SMC_ISO

SMC Generic Control Line Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SMC_GEN	*	SMC_50S

Current/Voltage Sense

Electrical Constraint Set	Physical	Spacing	
Common			
B00		SENSE	GND_SMC_AVSS 43 44 47
12V S5 (System Total)			
R00 SNS_CURRENT	SNS_DIFF_PHY	SENSE	SNS P12VG3H_P 47
R01 SNS_CURRENT	SNS_DIFF_PHY	SENSE	SNS P12VG3H_N 47
R02		SENSE	ISNS P12VG3H_R 47
R03		SENSE	ISNS P12VG3H 44 47
R04		SENSE	VSNS P12VG3H 44 47
SSD			
R05 SNS_CURRENT	SNS_DIFF_PHY	SENSE	SNS SSD_P 47
R06 SNS_CURRENT	SNS_DIFF_PHY	SENSE	SNS SSD_N 47
R07		SENSE	ISNS SSDS0_R 47
R08		SENSE	ISNS SSDS0 44 47
R09		SENSE	VSNS P3V3 SSD 44 47
VDDQ S3 (DDR)			
R10 SNS_CURRENT	SNS_DIFF_PHY	SENSE	SNS P1V2 S3_DDR_P 47
R11 SNS_CURRENT	SNS_DIFF_PHY	SENSE	SNS P1V2 S3_DDR_N 47
R12		SENSE	ISNS P1V2 S3_DDR_R 47
R13		SENSE	ISNS P1V2 S3_DDR 44 47
R14		SENSE	VSNS P1V2 S3_DDR 44 47
CPU Core			
R15		SENSE	CPUVR IMON 47 57
R16		SENSE	ISNS CPUVCC 44 47
R17		SENSE	VSNS CPUVCC 44 47

SMC

Electrical Constraint Set	Physical	Spacing	
SMC			
R1	CLK_XTAL	XTAL	SMC_XTAL 43 44
R2	CLK_XTAL	XTAL	SMC_EXTAL 43 44
R31	SMC_GEN	SMC_CTRL	SMC_LRESET_L 16 43
R30	SMC_GEN	SMC_CTRL	SMC_RUNTIME_SCI_L 13 43
R32	SMC_GEN	SMC_CTRL	SMC_WAKE_SCI_L 15 43
R33	SMC_GEN	SMC_CTRL	SMC_FAN_0_CTL 43 49
R34	SMC_GEN	SMC_CTRL	SMC_FAN_0_TACH 43 49

SMBus

Electrical Constraint Set	Physical	Spacing	
SMC			
R60	SMB_PHY	SMB	SMBUS_SMC_0_S0_SCL 43 46
R61	SMB_PHY	SMB	SMBUS_SMC_0_S0_SDA 43 46
R62	SMB_PHY	SMB	SMBUS_SMC_1_S0_SCL 43 46
R63	SMB_PHY	SMB	SMBUS_SMC_1_S0_SDA 43 46
R64	SMB_PHY	SMB	SMBUS_SMC_2_S0_SCL 43 46
R65	SMB_PHY	SMB	SMBUS_SMC_2_S0_SDA 43 46
R66	SMB_PHY	SMB	SMBUS_SMC_3_SCL 43 46
R67	SMB_PHY	SMB	SMBUS_SMC_3_SDA 43 46
R68	SMB_PHY	SMB	SMBUS_SMC_5_G3H_SCL 43 44
R69	SMB_PHY	SMB	SMBUS_SMC_5_G3H_SDA 43 44
PCH			
R64	TBT_12C_55S	TBT_12C	SMBUS_PCH_CLK 14 46
R65	TBT_12C_55S	TBT_12C	SMBUS_PCH_DATA 14 46
R68	SMB_PHY	SMB	SML_PCH_0_CLK 14 46
R69	SMB_PHY	SMB	SML_PCH_0_DATA 14 46
Display TCon			
R65	SMB_PHY	SMB	SMB_DP_TCON_SCL
R66	SMB_PHY	SMB	SMB_DP_TCON_SDA

Temperature Sense

Electrical Constraint Set	Physical	Spacing	
EMC1414-1 (Production)			
R59 SNS_TEMP	SNS_DIFF_PHY	SENSE	SNS T1 1 P 48
R58 SNS_TEMP	SNS_DIFF_PHY	SENSE	SNS T1 1 N 48
R59 SNS_TEMP	SNS_DIFF_PHY	SENSE	SNS T1 3 P 48
R60 SNS_TEMP	SNS_DIFF_PHY	SENSE	SNS T1 3 N 48
R65 SNS_TEMP	SNS_DIFF_PHY	SENSE	SNS ACDC P 48 56
R66 SNS_TEMP	SNS_DIFF_PHY	SENSE	SNS ACDC N 48 56
R69	SNS_DIFF_PHY	SENSE	SNS T1 2 P 48
R72	SNS_DIFF_PHY	SENSE	SNS T1 2 N 48
TMP423 (Development)			
R59 SNS_TEMP	SNS_DIFF_PHY	SENSE	SNS T2 1 P 48
R68 SNS_TEMP	SNS_DIFF_PHY	SENSE	SNS T2 1 N 48
R69 SNS_TEMP	SNS_DIFF_PHY	SENSE	SNS T2 2 P 48
R70 SNS_TEMP	SNS_DIFF_PHY	SENSE	SNS T2 2 N 48
R71 SNS_TEMP	SNS_DIFF_PHY	SENSE	SNS T2 3 P 48
R72 SNS_TEMP	SNS_DIFF_PHY	SENSE	SNS T2 3 N 48
HDD Out-of-Band			
R26		SENSE	HDD OOB1 D2R L 33
R24		SENSE	HDD OOB1 D2R F L 33
R26		SENSE	HDD OOB1 D2R R L 33
R28		SENSE	SMC OOB1 D2R L 33 43
R28		SENSE	SMC OOB1 R2D L 33 43
R10		SENSE	SMC OOB1 R2D R L 33
SSD Out-of-Band			
R27		SENSE	SMC OOB2 R2D L 32 44
R28		SENSE	SMC OOB2 D2R L 32 44

DC-DC

Power-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GND_P3MM	*	Y	0.300 MM	0.150 MM	12.7 MM	=STANDARD	=STANDARD
GND_P5MM	*	Y	0.500 MM	0.150 MM	12.7 MM	=STANDARD	=STANDARD
POWER_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
POWER_P3MM	*	Y	0.300 MM	0.150 MM	12.7 MM	=STANDARD	=STANDARD
POWER_P6MM	*	Y	0.600 MM	0.150 MM	12.7 MM	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
GND	*	GND_P5MM
GND	BGA	GND_P3MM
POWER	*	POWER_P6MM
POWER	BGA	POWER_P3MM
VR_CTL1_PHY	*	POWER_P3MM
VR_CTL2_PHY	BGA	STANDARD
VR_VID_PHY	*	POWER_50S

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
VR_DIDT_PHY	*	POWER_P6MM
VR_DIDT_PHY	BGA	STANDARD

Power-specific Spacing Definitions

Power and Common

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
POWER_ISO	*	=STANDARD	?
GND_ISO	*	=STANDARD	?

Constraints

Power and Common

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
POWER	*	*	POWER_ISO
GND	*	*	GND_ISO

DC-DC Baddies

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SWNODE_ISO	*	=8:1_SPACING	1000
SWNODE_SW2SW	*	=1:1_SPACING	?
SWNODE_SW2PWR	*	=2:1_SPACING	?
SWNODE_SW2GND	*	=2:1_SPACING	?

DC-DC Baddies

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
VR_SWITCH	*	*	SWNODE_ISO
VR_SWITCH	*	BGA	BGA_P1MM
VR_SWITCH	VR_SWITCH	*	SWNODE_SW2SW
VR_SWITCH	POWER	*	SWNODE_SW2PWR
VR_SWITCH	GND	*	SWNODE_SW2GND

DC-DC Control

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
VR_CTL_ISO	*	=3:1_SPACING	?
VR_VID_ISO	*	=4X_DIELECTRIC	?

DC-DC Control

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
VR_CTL	*	*	VR_CTL_ISO
VR_VID	*	*	VR_VID_ISO







VDDQ (1.2V) / VTT (0.6V) S3


Physical	Spacing	Voltage	DIDT	NO_TEST	
Input Bus					
E49 POWER	POWER	5V			PP5V REG P1V2 V5IN 59 77
Local Ground					
E44 GND	GND	0V			AGND P1V2 S3 59 77
VDDQ S3					
E45 VR_DIDT_PHV	VR_SWITCH	1.2V	TRUE		REG_PHASE P1V2 S3 59
E49 VR_DIDT_PHV	VR_SWITCH	1.2V	TRUE		REG_PHASE P1V2 S3 L 59
E46 VR_DIDT_PHV	VR_SWITCH	1.2V	TRUE		REG_BOOT P1V2 S3 59
E48 VR_DIDT_PHV	VR_SWITCH	1.2V	TRUE		REG_BOOT P1V2 S3 RC 59
E49 VR_DIDT_PHV	VR_SWITCH	1.2V	TRUE		REG_UGATE P1V2 S3 59
E50 VR_DIDT_PHV	VR_SWITCH	1.2V	TRUE		REG_UGATE P1V2 S3 R 59
E52 VR_DIDT_PHV	VR_SWITCH	1.2V	TRUE		REG_LGATE P1V2S3 59
E58 VR_DIDT_PHV	VR_SWITCH	1.2V	TRUE		REG_SNUBBER P1V2 S3 59
E53 VR_CTL_PHV	VR_CTL				REG P1V2 S3 VDDQSN5 59
E55 VR_CTL_PHV	VR_CTL				REG P1V2 S3 VREF 59
E56 VR_CTL_PHV	VR_CTL				REG P1V2 S3 REFIN 59
E59 VR_CTL_PHV	VR_CTL				REG P1V2 S3 MODE 59
E58 VR_CTL_PHV	VR_CTL				REG P1V2 S3 TRIP 59
E59 VR_CTL_PHV	VR_CTL				LDO DDRVTS0 SNS 59
E61 VR_CTL_PHV	VR_CTL				REG P1V2 S3 VITREF 59
Output Bus					
E65 POWER	POWER	1.2V			PP1V2 S3 66
E66 POWER_DDR	POWER_DDR	0.6V			PP0V6 S3 DDRVTT 66
Sensed					
E64 POWER	POWER	1.2V			PP1V2 S3 DDR 66

PCH 1.05V S0


Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST
Input Bus					
E1	POWER	POWER	5V		REG VCC U7400
E2	POWER	POWER	5V		REG PVCC U7400
Local Ground					
E3	GND	GND	0V		AGND_P1V05S0
1.05V S0					
E5	VR_D1DT_PHV	VR_SWITCH	1.2V	TRUE	REG PHASE P1V05S0
E6	VR_D1DT_PHV	VR_SWITCH	1.2V	TRUE	REG PHASE P1V05S0 L
E7	VR_D1DT_PHV	VR_SWITCH	1.2V	TRUE	REG_BOOT P1V05S0
E8	VR_D1DT_PHV	VR_SWITCH	1.2V	TRUE	REG_BOOT P1V05S0 RC
E9	VR_D1DT_PHV	VR_SWITCH	1.2V	TRUE	REG_UGATE P1V05S0
E10	VR_D1DT_PHV	VR_SWITCH	1.2V	TRUE	REG_UGATE P1V05S0 R
E10B	VR_D1DT_PHV	VR_SWITCH	1.2V	TRUE	REG_LGATE P1V05S0
E12	VR_D1DT_PHV	VR_SWITCH	1.2V	TRUE	REG_SNUBBER P1V05S0
E13	VR_CTL_PHV	VR_CTL			REG P1V05S0 OCSET
E14	VR_CTL_PHV	VR_CTL			REG P1V05S0 VO
E15 SNS_CURRENT	SNS_DIFF_PHV	SENSE			REG P1V05S0 PHASE SNS P
E16 SNS_CURRENT	SNS_DIFF_PHV	SENSE			REG P1V05S0 PHASE SNS M
E17		SENSE			REG P1V05S0 FB
E18		SENSE			REG P1V05S0 RTN
E19	VR_CTL_PHV	VR_CTL			REG P1V05S0 SREF
E20	VR_CTL_PHV	VR_CTL			REG P1V05S0 FSEL
Output Bus					
E22	POWER	POWER	1.05V		PP1V05_S0

1.8V S3

Physical	Spacing	Voltage	D1D2	NO_TEST	
Input Bus					
 POWER	POWER	5V			PP5V REG P1V2 V5IN 59 77
Local Ground					
 GND	GND	0V			AGND P1V2 S3 59 77
Switch					
 VR_D1D2_BHV	VR_SWITCH	3.3V	TRUE		REG_SW P1V8 S3 59
 VR_D1D2_BHV	VR_SWITCH	3.3V	TRUE		REG_FB P1V8 S3 59
Output Bus					
 POWER	POWER	1.8V			PP1V8 S3 REG_R 59
 POWER	POWER	1.8V			PP1V8 S3 66

SYNC MASTER=J70 GAREN		SYNC DATE=03/07/2014	
PAGE TITLE			
VReg Constraints			
 Apple Inc.	DRAWING NUMBER	SIZE	
	051-1407	D	
	REVISION		
	A.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		118 OF 123	
		SHEET	
		77 OF 81	

	8	7	6	5	4	3	2	1
D	CPU VCC Phases						CPU VCC Controller	
	Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	Electrical Constraint Set	Physical
	Input Bus						ISL95826HRZ	
	1120	POWER	POWER	1.2V			1120	VR_CTL_PHY
	1110	POWER	POWER	5V			1120	VR_CTL_PHY
	Local Ground						1120	VR_CTL_PHY
	1120	GND	GND	0V			1120	VR_CTL_PHY
	Phase 1						1120	VR_CTL_PHY
	1120	VR_CTL_PHY	VR_CTL				1120	VR_CTL_PHY
	1120	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		1120	VR_CTL_PHY
C	1120	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		1120	VR_CTL_PHY
	1120	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		1120	VR_CTL_PHY
	1120	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		1120	VR_CTL_PHY
	1120	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		1120	VR_CTL_PHY
	1120	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		1120	VR_CTL_PHY
	1120	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		1120	VR_CTL_PHY
	1120	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		1120	VR_CTL_PHY
	1120	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		1120	VR_CTL_PHY
	1120	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		1120	VR_CTL_PHY
	1120	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		1120	VR_CTL_PHY
B	1120	POWER	POWER	1.8V			1120	VR_CTL_PHY
	1120	ISNS_CPU_CORE	SNS_DIFF_PHY				1120	VR_CTL_PHY
	1120	ISNS_CPU_CORE	SNS_DIFF_PHY				1120	VR_CTL_PHY
	1120						1120	VR_CTL_PHY
	1120						1120	VR_CTL_PHY
	1120						1120	VR_CTL_PHY
	1120						1120	VR_CTL_PHY
	1120						1120	VR_CTL_PHY
	1120						1120	VR_CTL_PHY
	1120						1120	VR_CTL_PHY
A	1120						1120	VR_CTL_PHY
	1120	VR_CTL_PHY	VR_CTL				1120	VR_CTL_PHY
	1120	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		1120	VR_CTL_PHY
	1120	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		1120	VR_CTL_PHY
	1120	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		1120	VR_CTL_PHY
	1120	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		1120	VR_CTL_PHY
	1120	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		1120	VR_CTL_PHY
	1120	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		1120	VR_CTL_PHY
	1120	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		1120	VR_CTL_PHY
	1120	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		1120	VR_CTL_PHY
	8	7	6	5	4	3	2	1



Thunderbolt

Thunderbolt-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_I2C_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
TBT_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
TBTDP_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

Thunderbolt-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
TBT_I2C_ISO	*	=2x_DIELECTRIC	?	TBTDP	*	*	TBTDP_ISO
TBT_SPI_ISO	*	=2x_DIELECTRIC	?	TBT_SPI	*	*	TBT_SPI_ISO
TBTDP_ISO	*	=5x_DIELECTRIC	?	TBT_I2C	*	*	TBT_I2C_ISO
TBTDP_ISO	TOP,BOTTOM	=7x_DIELECTRIC	?				

SOURCE: Bill Cornelius's T29 Routing Notes

DisplayPort

DP-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	0.08MM	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

DP-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DP_ISO	*	=3:1_SPACING	?	DISPLAYPORT	*	*	DP_ISO

Pairs should be within 100 mils of clock length.

Max length of DisplayPort traces: 12 inches

DisplayPort intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.

DisplayPort AUX channel intra-pair matching should be 5 ps. No relationship to other signals.

TBT IC Net Properties

Electrical Constraint Set		Physical	Spacing		
FE00		DR_85D	DISPLAYPORT	DP TBTSNK0 ML C P<3..0>	5 26
FE01	DP_TBTSNK0_ML	DR_85D	DISPLAYPORT	DP TBTSNK0 ML C N<3..0>	5 26
FE02	DP_TBTSNK0_ML	DR_85D	DISPLAYPORT	DP TBTSNK0 ML N<3..0>	26
FE03		DR_85D	DISPLAYPORT	DP TBTSNK0 AUXCH C_P	13 26
FE04		DR_85D	DISPLAYPORT	DP TBTSNK0 AUXCH C_N	13 26
FE05	DP_TBTSNK0_AUX	DR_85D	DISPLAYPORT	DP TBTSNK0 AUXCH P	26
FE06	DP_TBTSNK0_AUX	DR_85D	DISPLAYPORT	DP TBTSNK0 AUXCH N	26
FE07		DR_85D	DISPLAYPORT	DP TBTSNK1 ML C P<3..0>	5 26
FE08		DR_85D	DISPLAYPORT	DP TBTSNK1 ML C N<3..0>	5 26
FE09	DP_TBTSNK1_ML	DR_85D	DISPLAYPORT	DP TBTSNK1 ML P<3..0>	26
FE10	DP_TBTSNK1_ML	DR_85D	DISPLAYPORT	DP TBTSNK1 ML N<3..0>	26
FE11		DR_85D	DISPLAYPORT	DP TBTSNK1 AUXCH C_P	13 26
FE12		DR_85D	DISPLAYPORT	DP TBTSNK1 AUXCH C_N	13 26
FE13	DP_TBTSNK1_AUX	DR_85D	DISPLAYPORT	DP TBTSNK1 AUXCH P	26
FE14	DP_TBTSNK1_AUX	DR_85D	DISPLAYPORT	DP TBTSNK1 AUXCH N	26
FE15					
FE16	DP_INTF0_TBT_ML_MUX	DR_85D	DISPLAYPORT	DP TBTSRC ML P<3..0>	40
FE17	DP_INTF0_TBT_ML_MUX	DR_85D	DISPLAYPORT	DP TBTSRC ML N<3..0>	40
FE18	DP_INTF0_TBT_ML_MUX	DR_85D	DISPLAYPORT	DP TBTSRC ML C P<3..0>	40
FE19	DP_INTF0_TBT_ML_MUX	DR_85D	DISPLAYPORT	DP TBTSRC ML C N<3..0>	40
FE20	DP_INTF0_TBT_AUX_MUX	DR_85D	DISPLAYPORT	DP TBTSRC AUXCH P	40
FE21	DP_INTF0_TBT_AUX_MUX	DR_85D	DISPLAYPORT	DP TBTSRC AUXCH N	40
FE22		DR_85D	DISPLAYPORT	DP TBTSRC AUX C_P	40
FE23		DR_85D	DISPLAYPORT	DP TBTSRC AUX C_N	40
FE24					
FE25	TBT_SPI_CLK	TBT_SPI_55S	TBT_SPI	TBT_SPI_CLK	26
FE26	TBT_SPI_MOSI	TBT_SPI_55S	TBT_SPI	TBT_SPI_MOSI	26
FE27	TBT_SPI_MISO	TBT_SPI_55S	TBT_SPI	TBT_SPI_MISO	26
FE28	TBT_SPI_CS_I	TBT_SPI_55S	TBT_SPI	TBT_SPI_CS_L	26

*: Only used on hosts supporting T29 video-in

DisplayPort

Electrical Constraint Set	Physical	Spacing	
Graphics Source			
REQ9 DP_INTPNL_TG_ML_MUX	DP_85D	DISPLAYPORT	DP INT ML P<1..0> 5 40
REQ10 DP_INTPNL_TG_ML_MUX	DP_85D	DISPLAYPORT	DP INT ML N<1..0> 5 40
REQ11 DP_INTPNL_TG_AUX_MUX	DP_85D	DISPLAYPORT	DP INT AUX P 5 40
REQ12 DP_INTPNL_TG_AUX_MUX	DP_85D	DISPLAYPORT	DP INT AUX N 5 40
REQ13	DP_85D	DISPLAYPORT	DP INT AUX C P 40
REQ14	DP_85D	DISPLAYPORT	DP INT AUX C N 40
Internal Panel			
REQ15	DP_85D	DISPLAYPORT	DP INTPNL ML C P<3..0> 40
REQ16	DP_85D	DISPLAYPORT	DP INTPNL ML C N<3..0> 40
REQ17 DP_INTPNL_ML_CONN	DP_85D	DISPLAYPORT	DP INTPNL ML P<3..0> 39 40
REQ18 DP_INTPNL_ML_CONN	DP_85D	DISPLAYPORT	DP INTPNL ML N<3..0> 39 40
REQ19 DP_INTPNL_AUX_CONN	DP_85D	DISPLAYPORT	DP INTPNL AUX P 39 40
REQ20 DP_INTPNL_AUX_CONN	DP_85D	DISPLAYPORT	DP INTPNL AUX N 39 40
Internal DP SPDIF			
REQ21		HDA	DP INT SPDIF AUDIO 39 51 74
DDC			
REQ22 TBT_12C_55S	TBT_12C		DP TBTSNK0 DDC CLK 13 30
REQ23 TBT_12C_55S	TBT_12C		DP TBTSNK0 DDC DATA 13 30
REQ24 TBT_12C_55S	TBT_12C		DP TBTSNK1 DDC CLK 13 30
REQ25 TBT_12C_55S	TBT_12C		DP TBTSNK1 DDC DATA 13 30
REQ26 TBT_12C_55S	TBT_12C		DP TBTPA DDC CLK 28 30
REQ27 TBT_12C_55S	TBT_12C		DP TBTPA DDC DATA 28 30
REQ28 TBT_12C_55S	TBT_12C		DP TBTPB DDC CLK 29 30
REQ29 TBT_12C_55S	TBT_12C		DP TBTPB DDC DATA 29 30

TBT/DP Net Properties

Electrical Constraint Set		Physical	Spacing	
Port A				
R490	TBT R2D_RVSD	TRTDP 90D	TRTDP	TBT A R2D C P<1>
R491	TBT R2D_RVSD	TRTDP 90D	TRTDP	TBT A R2D C N<1>
R492		TRTDP 90D	TRTDP	TBT A R2D P<1>
R493		TRTDP 90D	TRTDP	TBT A R2D N<1>
R494	TBT R2D	TRTDP 90D	TRTDP	TBT A R2D C P<0>
R495	TBT R2D	TRTDP 90D	TRTDP	TBT A R2D C N<0>
R496		TRTDP 90D	TRTDP	TBT A R2D P<0>
R497		TRTDP 90D	TRTDP	TBT A R2D N<0>
R498	DP ML1	DP 85D	DISPLAYPORT	DP TBTPA ML C P<1>
R499	DP ML1	DP 85D	DISPLAYPORT	DP TBTPA ML C N<1>
R500		DP 85D	DISPLAYPORT	DP TBTPA ML P<1>
R501		DP 85D	DISPLAYPORT	DP TBTPA ML N<1>
R502	DP ML3	DP 85D	DISPLAYPORT	DP TBTPA ML C P<3>
R503	DP ML3	DP 85D	DISPLAYPORT	DP TBTPA ML C N<3>
R504		DP 85D	DISPLAYPORT	DP TBTPA ML P<3>
R505		DP 85D	DISPLAYPORT	DP TBTPA ML N<3>
R506	DP LSX	DP 85D	DISPLAYPORT	DP A LSX ML P<1>
R507	DP LSX	DP 85D	DISPLAYPORT	DP A LSX ML N<1>
R508	TBT D2R1_RVSD	TRTDP 90D	TRTDP	TBT A D2R P<1>
R509	TBT D2R1_RVSD	TRTDP 90D	TRTDP	TBT A D2R N<1>
R510		TRTDP 90D	TRTDP	TBT A D2R C P<1>
R511		TRTDP 90D	TRTDP	TBT A D2R C N<1>
R512	TBT D2R0_RVSD	TRTDP 90D	TRTDP	TBT A D2R P<0>
R513	TBT D2R0_RVSD	TRTDP 90D	TRTDP	TBT A D2R N<0>
R514		TRTDP 90D	TRTDP	TBT A D2R C P<0>
R515		TRTDP 90D	TRTDP	TBT A D2R C N<0>
R516	TBT AUXDDC	TRTDP 90D	TRTDP	TBT A D2R1 AUXDDC P
R517	TBT AUXDDC	TRTDP 90D	TRTDP	TBT A D2R1 AUXDDC N
R518	TBT AUXCH	DP 85D	DISPLAYPORT	DP TBTPA AUXCH C P
R519	TBT AUXCH	DP 85D	DISPLAYPORT	DP TBTPA AUXCH C N
R520		DP 85D	DISPLAYPORT	DP TBTPA AUXCH P
R521		DP 85D	DISPLAYPORT	DP TBTPA AUXCH N
Port B				
R522	TBT R2D_RVSD	TRTDP 90D	TRTDP	TBT B R2D C P<1>
R523	TBT R2D_RVSD	TRTDP 90D	TRTDP	TBT B R2D C N<1>
R524		TRTDP 90D	TRTDP	TBT B R2D P<1>
R525		TRTDP 90D	TRTDP	TBT B R2D N<1>
R526	TBT R2D	TRTDP 90D	TRTDP	TBT B R2D C P<0>
R527	TBT R2D	TRTDP 90D	TRTDP	TBT B R2D C N<0>
R528		TRTDP 90D	TRTDP	TBT B R2D P<0>
R529		TRTDP 90D	TRTDP	TBT B R2D N<0>
R530	DP ML1	DP 85D	DISPLAYPORT	DP TBTPB ML C P<1>
R531	DP ML1	DP 85D	DISPLAYPORT	DP TBTPB ML C N<1>
R532		DP 85D	DISPLAYPORT	DP TBTPB ML P<1>
R533		DP 85D	DISPLAYPORT	DP TBTPB ML N<1>
R534	DP ML3_RVSD	DP 85D	DISPLAYPORT	DP TBTPB ML C P<3>
R535	DP ML3_RVSD	DP 85D	DISPLAYPORT	DP TBTPB ML C N<3>
R536		DP 85D	DISPLAYPORT	DP TBTPB ML P<3>
R537		DP 85D	DISPLAYPORT	DP TBTPB ML N<3>
R538	DP LSX	DP 85D	DISPLAYPORT	DP B LSX ML P<1>
R539	DP LSX	DP 85D	DISPLAYPORT	DP B LSX ML N<1>
R540	TBT D2R1_RVSD	TRTDP 90D	TRTDP	TBT B D2R P<1>
R541	TBT D2R1_RVSD	TRTDP 90D	TRTDP	TBT B D2R N<1>
R542		TRTDP 90D	TRTDP	TBT B D2R C P<1>
R543		TRTDP 90D	TRTDP	TBT B D2R C N<1>
R544	TBT D2R0_RVSD	TRTDP 90D	TRTDP	TBT B D2R P<0>
R545	TBT D2R0_RVSD	TRTDP 90D	TRTDP	TBT B D2R N<0>
R546		TRTDP 90D	TRTDP	TBT B D2R C P<0>
R547		TRTDP 90D	TRTDP	TBT B D2R C N<0>
R548	TBT AUXDDC	TRTDP 90D	TRTDP	TBT B D2R1 AUXDDC P
R549	TBT AUXDDC	TRTDP 90D	TRTDP	TBT B D2R1 AUXDDC N
R550	TBT AUXCH	DP 85D	DISPLAYPORT	DP TBTPB AUXCH C P
R551	TBT AUXCH	DP 85D	DISPLAYPORT	DP TBTPB AUXCH C N
R552		DP 85D	DISPLAYPORT	DP TBTPB AUXCH P
R553		DP 85D	DISPLAYPORT	DP TBTPB AUXCH N

Backlight Controller

BLC-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
BLC_P6MM	*	Y	0.600 MM	0.100 MM	3.0 MM	=STANDARD	=STANDARD
BLC_P3MM	*	Y	0.300 MM	0.100 MM	3.0 MM	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
POWER_BLC	*	BLC_P6MM
POWER_BLC_RET	*	BLC_P3MM
BLC_CTL_PHY	*	BLC_P3MM

BLC-specific Spacing Definitions

BLC High Voltage Output

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BLC_HV_ISO	*	0.45mm	1000

BLC Baddies

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PHASE_ISO	*	=8:1_SPACING	2000
PHASE_SW2SW	*	=1:1_SPACING	?
PHASE_SW2PWR	*	=2:1_SPACING	?
PHASE_SW2GND	*	=2:1_SPACING	?

BLC Control

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BLC_CTL_ISO	*	= 3 : 1_SPACING	?

Constraints

BLC High Voltage Output

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_HV	BLC_CTL	*	BLC_CTL_ISO
BLC_HV	BLC_HV	*	BLC_CTL_ISO
BLC_HV	*	*	BLC_HV_ISO

BLC Baddies

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_PHASE	*	*	PHASE_ISO
BLC_PHASE	BLC_PHASE	*	PHASE_SW2SW
BLC_PHASE	POWER	*	PHASE_SW2PWR
BLC_PHASE	GND	*	PHASE_SW2GND


BLC Control

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_CTL	*	*	BLC_CTL_ISO

Is it chel'oh or sel'oh?

	Physical	Spacing	Voltage	DITD	NO_TEST
Input Bus					
POWER	POWER	POWER	12V		PP12V_BKLT_SNS
POWER	POWER	POWER	12V		PP12V_BKLT_FUSED
POWER	POWER	POWER	12V		PP12V_S0_BKLT_FILT
POWER	POWER	POWER	12V		PP12V_S0_BKLT_PWR
POWER	POWER	POWER	12V		PP12V_S0_BKLT_PWR_R
POWER	POWER	POWER	5V		PP5V_S0_BKLT_R
POWER	POWER	POWER	3.3V		PP3V3_S0_BKLT_VDDIO_R
Local Ground					
BLC_CTL_PHY	BLC_PHASE	0V			PGND_BKLT
BLC_CTL_PHY	BLC_PHASE	0V			DGND_BKLT
BLC_CTL_PHY	BLC_PHASE	0V			LGND_BKLT
Backlight					
POWER_BLC	BLC_PHASE	80V	TRUE		BKLT_PHASE
BLC_CTL_PHY	BLC_PHASE	80V	TRUE		BKLT_GATE
BLC_CTL_PHY	BLC_PHASE	80V	TRUE		BKLT_GATE_R
BLC_CTL_PHY	BLC_PHASE	80V	TRUE		BKLT_SNUBBER
BLC_CTL_PHY	BLC_PHASE	12V	TRUE		BKLT_SW_R
BLC_CTL_PHY	BLC_CTL				BKLT_ISET
BLC_CTL_PHY	BLC_CTL				BKLT_FLT
BLC_CTL_PHY	BLC_CTL				BKLT_FLT_RC
SNS_DIFF_PHY	SENSE				BKLT_SW_P
SNS_DIFF_PHY	SENSE				BKLT_SW_M
	SENSE				BKLT_FB
BLC_HV		67V			BKLT_FB_XW
BLC_HV		67V			BKLT_FB_R
POWER_BLC_RET	BLC_CTL				BKLT_ISEN1
POWER_BLC_RET	BLC_CTL				BKLT_ISEN2
POWER_BLC_RET	BLC_CTL				BKLT_ISEN3
POWER_BLC_RET	BLC_CTL				BKLT_ISEN4
POWER_BLC_RET	BLC_CTL				BKLT_ISEN5
POWER_BLC_RET	BLC_CTL				BKLT_ISEN6
POWER_BLC_RET	BLC_HV				BKLT_ISEN1_R
POWER_BLC_RET	BLC_HV				BKLT_ISEN2_R
POWER_BLC_RET	BLC_HV				BKLT_ISEN3_R
POWER_BLC_RET	BLC_HV				BKLT_ISEN4_R
POWER_BLC_RET	BLC_HV				BKLT_ISEN5_R
POWER_BLC_RET	BLC_HV				BKLT_ISEN6_R
POWER_BLC_RET	BLC_HV				LED_RETURN_1
POWER_BLC_RET	BLC_HV				LED_RETURN_2
POWER_BLC_RET	BLC_HV				LED_RETURN_3
POWER_BLC_RET	BLC_HV				LED_RETURN_4
POWER_BLC_RET	BLC_HV				LED_RETURN_5
POWER_BLC_RET	BLC_HV				LED_RETURN_6
Output Bus					
POWER_BLC	BLC_HV	67V			BKLT_BOOST
POWER_BLC	BLC_HV	67V			BKLT_BOOST_1
POWER_BLC	BLC_HV	67V			BKLT_BOOST_2

Cello Miscellaneous

Electrical Constraint Set	Physical	Spacing	
SPI			
	SMD_PHY	SMD	BKLT_SCL 62
	SMD_PHY	SMD	BKLT_SDA 62